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Tomislav Dragičević (associate professor) received his M.Sc. degree in 2009 and his industrial Ph.D. 
degree in electrical engineering in 2013 from the Faculty of Electrical Engineering and Computing, 
University of Zagreb, Zagreb, Croatia. From 2013 to 2016, he was a postdoctoral research associate 
at Aalborg University, Aalborg, Denmark. Since March 2016, he has been an associate professor at 
Aalborg University. He was a visiting guest professor at Nottingham University, Nottingham, U.K., 
during the spring/summer of 2018. His principal fields of interest include overall system design of 
autonomous and grid-connected dc and ac microgrids and application of advanced modeling and 
control concepts to power electronic systems. Dr. Tomislav has authored and coauthored more than 
140 technical papers (more than 55 of them are published in international journals, mostly IEEE 
Transactions) in his domain of interest, eight book chapters, and a book. His research interests include 
overall system design of autonomous and grid-connected dc and ac microgrids and application 
of advanced modeling and control concepts to power electronic systems. Dr. Dragičević is the 
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1. Introduction
Power electronics technology is still an emerging technology, and it has found its way into many
applications, from renewable energy generation (i.e., wind power and solar power) to electrical vehicles
(EVs), biomedical devices, and small appliances such as laptop chargers. In the near future, electrical
energy will be provided and handled by power electronics and consumed through power electronics;
this not only will intensify the role of power electronic technology in power conversion processes, but
also implies that power systems are undergoing a paradigm shift, from centralized distribution to
distributed generation. Today, more than 1000 gigawatts (GW) renewables (photovoltaic (PV) and
wind) have been installed, all of which are handled by power electronics technology. However, areas
such as energy saving and electrification transportation are booming, creating a huge market not only
for power devices but also for packaging technology and power converter design. Some of the driving
forces of the technology are their cost, volume, weight, functionality as well as reliability. At the
moment, the technology is seeing a change from being purely silicon-based to being built upon wide
bandgap (WBG) technology, such as silicon carbide (SiC) and gallium nitride (GaN), which demands a
completely new paradigm in power converter design and layout, as those devices can operate at least
an order of magnitude faster.
The main aim of this Special Issue was to seek high-quality submissions that highlight and
address recent breakthroughs over the whole range of emerging applications of power electronics,
the harmonic and electromagnetic interference (EMI) issues of the devices and system levels, as also
discussed in [1–4], robust and reliable power electronics technologies, including fault prognosis and
diagnosis techniques [5–7], the stability of grid-connected converters [8,9], and the smart control of
power electronics for devices, microgrids and at system levels [10–13].
2. The Present Special Issue
This special issue with 49 published articles has gained a great deal of attention from both academia
and industry, clearly showing the growth in significance of “Applications of Power Electronics” in the
current research and development arena. The accepted articles cover broad topics in the field of power
electronics, and they are categorized into seven different focus areas:
T1: Fault Diagnosis, Reliability and Condition Monitoring [14–17];
T2: Modeling, Control and Design of Power Electronic Converters [18–25];
T3: Electrical Machines, Drives and Traction Systems [26–34];
T4: Distributed Power Generation and e-Grid [35–46];
T5: Emerging Power Electronic Technologies (Pulsed Power, Energy Storage, Others) [47–51];
T6: Energy Access and Micro-Grids [52–56];
T7: Wireless Power Transfer Systems [57–62].
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2.1. Fault Diagnosis, Reliability and Condition Monitoring (T1)
In order to extend overall system lifetimes, fault diagnosis, fault-tolerant control and health
management systems are of significant importance, and these have been one of the major focus areas
in the power electronics field in the last decades. Open circuit fault diagnosis and the fault tolerance
control of three-phase active rectifiers as an inherent stage of many power electronics applications have
been addressed in [14]. For induction motors, an automatic fault diagnosis system under a transient
situation is developed in [15] and a fault-tolerant control strategy for five-phase induction motors under
four and three-phase operation is addressed in [16]. Lastly, in [17], a review is provided on a health
management system for lithium-ion batteries with a specific focus on electric vehicle applications.
2.2. Modeling, Control and Design of Power Electronic Converters (T2)
In [18], a synchronous reference frame control design methodology is provided for shunt power
filters, while the sliding mode control and one-cycle controller design and stability performance of a
class-D amplifier and boost power factor correction are discussed in [19,20], respectively.
Performance evaluation and the improvement of a dual active bridge converter as one of the
suitable topologies for isolated power converters are discussed in [21,22]. Lastly, digital control
techniques for voltage source inverters in renewable energy applications are summarized in [23].
Hardware-in-the-loop (HIL) techniques are identified as effective methods for validation of
power converter and/or its controller prior to full system implementation. In [24], two different HIL
implementation methods suitable for nonlinear control methods are addressed, while the application
of FPGA for HIL implementation and its limitations are discussed in [25].
2.3. Electrical Machines, Drives and Traction Systems (T3)
With the continuous cost reduction of power semiconductor devices, and due to be controllability
of power electronics-based systems, more and more motor-driven applications are being equipped
with power electronics. Thereby, there is a focus on improving the performance and stability of motor
drive systems through control, utilizing multi-phase motors and the proper modeling of motors over a
wide range of loading conditions. A robust control with auto-tuned closed loop control is discussed
in [26]. In [27], a comparative analysis of different control structures in improving the performance
of dual three-phase permanent magnet synchronous motors (PMSM) is addressed. Extending the
Kalman filter-based sliding mode control of a parallel-connected two five-phase PMSM drive system is
explained in [28]. Since a slim DC-link drive provides a compact drive system, improving the motor
drive performance and control stability through modulation and active damping is proposed in [29].
Utilizing composite active vector modulation in improving a direct torque control scheme for PMSM is
introduced in [30]. Lastly, the suitability of utilizing a line starter PMSM for industrial applications
from the efficiency point of view is discussed in [31].
The knowledge of motor behavior through proper modeling plays an important role for motor
drive system design and control. The frequency-dependent behavior of an induction motor’s equivalent
inductance and its importance on the output current ripple and total harmonic distortion (THD) is
analyzed in [32]. In [33], 3D finite element analysis (FEA) is used to analyze the profile effect of various
magnet shapes in axial flux PM motors to obtain higher efficiency. Finally, a series active filter design
based on a hybrid modular multi-level converter (MMC) suitable for traction systems is introduced
and analyzed in [34].
2.4. Distributed Power Generation and e-Grid (T4)
Photovoltaic (PV) applications, as they utilize renewable energy resources to reduce the carbon
footprint, are being employed more and more for distributed power generation. Applying the
power electronics technique for PV application is the main focus in [35–37], covering different design
aspects. While [35] addresses the practical implementation of a three-level boost converter using FPGA,
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in [36], the importance of using wide band-gap devices such as silicon carbide (SiC) to achieve better
performance and power density is addressed. Lastly, the application of a modular multi-level converter
(MMC) based on a cascaded connection is described in [37] for PV applications. The application
and optimal design of MMC is further extended in [38] for high voltage direct current (HVDC)
systems. Another design aspect which has attracted attention is efficiency. In [39], the possibility
of improving voltage source converter efficiency through optimal switching frequency selection is
discussed. In [40], a new technique to improve power converter efficiency by reducing the switching
count for a distribution static compensator (DSTATCOM) and induction motor drive applications
is addressed.
With the high penetration of power electronic systems, another aspect that again is attracting
increased attention is the mitigation and control of the harmonics and EMI noise emissions of power
converters. In [41], the utilization of an online selective harmonic elimination (SHE) method and
particle swarm optimization to reduce harmonics is addressed, while in [42], a comprehensive review
on control strategies for mitigating the dead-time effect on power converters to improve the total
harmonic distortion of output waveforms is presented. With respect to EMI, modeling and proper
EMI filter design in order to comply with international standards, which is of high importance, is
addressed in [43,44]. Furthermore, applying active spectral shaping can maintain the generated EMI
noise while reducing the size of an EMI filter in an effective method presented in [45]. Finally, applying
optimization techniques for EMI filter design that not only increase the converter power density but
also can make the design process automatic (reducing the time-to-market, to name one benefit) is
addressed in [46].
2.5. Emerging Power Electronic Technologies (Pulsed Power, Energy Storage, Others) (T5)
In this sub-topic, the first article addresses the 10 kV high-frequency switching power supply
known as a pulsed power supply for plasma generation [47]. In this article, a pulsed power supply is
developed for water purification.
As the second focus of this sub-topic in the energy storage area, four articles were accepted and
published. The first one provides a review of the electrical circuit modeling of double layer capacitors
for energy storage [48]. The reduction of battery cell inconsistency using a composite equalizer to
improve overall system performance is addressed in [49]. Improvements of state-of-charge (SoC)
estimation using optimization and proper filtering methods are introduced in [50]. Lastly, a review
and future challenges of SoC estimation for lithium–ion batteries are provided in [51].
2.6. Energy Access and Micro-Grids (T6)
Five articles have been accepted in the area of microgrids. In all of these articles, innovative
control strategies have been proposed for AC, DC and hybrid AC–DC microgrids. In [52], a harmonic
linearization technique has been deployed to analyze the stability of the AC microgrid in the sequence
domain. Focusing more on the higher-level control, an innovative switching control strategy has
been developed for EV charging stations to minimize their effect on the performance of a hybrid
microgrid system in [53]. In [54], a power electronic converter interface has been used to allow
for the variable-speed operation of hydro-pumped energy storage. On the grid side, this achieved
better frequency and voltage regulation compared to scenarios without power electronic interfaces.
An islanding mechanism has been proposed for renewable-based microgrids in [55], while an accurate
load-sharing even in the presence of faulty communication links was developed for DC microgrids
in [56].
2.7. Wireless Power Transfer Systems (T7)
Wireless power transfer (WPT) has emerged as an innovative technology to simplify the charging
process, and this is the focus of the last four articles. The importance of synchronization in mitigating
power oscillations and ensuring system stability is introduced in [57]. In [58], WPT system efficiency
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improvement and size reduction is considered by adding a single-switch boost stage at the secondary
side, while in [59], the possibility of efficiency improvement using a current-fed inverter is discussed.
The simulation modeling of an induction power transfer (IPT) as a replica of a 2-kW IPT charger for an
electric vehicle battery charger is addressed in [60,61]. Lastly, in [62], a comprehensive review of WPT
system topologies, structures and EMI diagnostics is presented.
3. Concluding Remarks
Although the 21st century can be identified as the golden age of power electronics applications,
more in-depth research and development still need to be carried out in this area in order to accelerate the
deployment of power electronics applications. This requires further improvements in the areas of power
converter reliability, control stability and efficiency, and also the proper modeling of the system itself
as well as the system around the application. Furthermore, providing electromagnetic compatibility
at both the device level and system level is necessary to ensure interoperability and compatibility,
which can be a challenging issue with WBG-based power electronic systems, as mentioned in the
Introduction. In addition, the interactions among multitude power converters and the presence of
non-ideal conditions, which may lead to instability issues, especially in distributed generation systems,
call for further investigation. Combined multi-disciplinary efforts from both academia and industry
are essential to provide a brighter future for power electronics applications and enable smarter and
carbon-free future power grids.
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Abstract: Bridgeless rectifiers are widely used in many applications due to a unity power factor,
lower conduction loss and high efficiency, which does not need bidirectional energy transmission.
In this case, the potential failures are threatening the reliability of these converters in critical
applications such as power supply and electric motor driver. In this paper, open circuit fault is
analyzed, taking a three-phase bridgeless as an example. Interference on both the input and output
side are considered. Then, the fault diagnosis method including detection and location, and fault
tolerance through additional switches are proposed. At last, simulation and experiments based
on the hardware in loop technology are used to validate the feasibility of fault diagnosis and fault
tolerance methodology.
Keywords: three-phase bridgeless rectifier; fault diagnosis; fault tolerant control; hardware in loop
1. Introduction
Multilevel converters have been widely used in middle- and high-voltage application fields in the
past decades, such as renewable energy, adjustable speed drive, power transmission network, electric
vehicle [1] etc. Topologies of these converters including H Bridge-based, neutral point clamping-based
and bridgeless-based are most popular in literatures. Recently, bridgeless-based topologies have drawn
increasing attention from industry and academia due to its high efficiency, low loss and simplification
control strategy [2–6]. Compared with H Bridge-based converters, these bridgeless-based converters
cannot work as inverters. However, considering that the applications are mostly pumps, fans and
compressors which only need the power flowing unidirectionally [7], H-bridge-based converter has
gradually been substituted by bridgeless-based converters as a pulse width modulation (PWM) rectifier
in these fields. The bridgeless-based converter as a rectifier provides a sinusoidal input current at unity
power factor and a controllable dc output voltage.
With the growing power switch numbers and power density, reliability of power electronic
converters is increasingly important because the malfunctions are unacceptable and cause serious
losses (e.g., nonscheduled downtime) in the critical applications. As a kind of electric energy
conversion device, three-phase bridgeless converter (3-BLC) also endures high frequency voltage shock,
over temperature impact, overload and improper driving signal. Semi-conductor devices, especially
power switches, will fail more easily than other components. As discussed in Reference [8], the power
switches contribute to 31% of failures, which are the most fragile components among capacitors, gate
drivers, resistors and inductors. Power switches faults are usually caused by bond-wire lift-off or
solder cracking, which will lead to an open circuit or short circuit of converters. The faults are named
open circuit faults (OCF) and short circuit faults (SCF) respectively. An SCF will cause a large current
and result in system shutdown, so hardware-based approaches such as fast fuses or breakers to transfer
an SCF to an OCF are generally used. An OCF will not shutdown a system immediately but it degrades
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the performance inconspicuously. These may, in turn, cause secondary faults. Therefore, it is necessary
to study a fault diagnosis and tolerance method for power switches OCF of the rectifier in this article.
In the past decade, numerous fault diagnosis and tolerance methods have been proposed for
power electronic converters in the literature [9–16]. However, there are a few research works for
ac-dc rectifiers, especially bridgeless rectifiers. For example, a diagnosis method based on a mixed
logical dynamic model and residual generation was applied to a single-phase rectifier in a railway
electrical traction drive system [17]. This method was fast, simple and stable, but it does not suit
three-phase systems. For three-phase conditions, a current waveforms-based similarity analysis
method for a three-phase PWM rectifier was proposed in Reference [18]; current waveforms were
analyzed pairwise to diagnose an open circuit fault. There was a critical drawback of this method that
it ignored the three-phase voltage imbalance, which is often seen for grid. In Reference [19], a fault
tolerance control with additional devices for three-phase soft-switching mode rectifier is proposed.
The circuit configuration had two extra center-tapped autotransformers and three more toggle switches
compared with the traditional system. This method was more suitable for new design, but more
retrofit cost was demanded for the existing systems. Considering the dc voltage decrease by OCF,
Reference [20] proposed a fault tolerant method for the three-level rectifier in a wind turbine system,
which was implemented by adding a compensation value to the reference voltages. The proposed
method preserved the power factor under faulty conditions utilizing the redundancy of the switching
devices, where the 3-BLC does not have such ability.
This study aims for an OCF diagnosis and tolerance method for bridgeless-based rectifiers [21–23],
especially the 3-BLC. The contribution of this paper is to propose a fault feature extraction method for
3-BLC, and a fault tolerant method based on an extra two switches. The fault features were extracted
from the three-phase currents. Load sudden change, source voltage imbalance or fluctuation and
harmonic interference have been considered to prevent the impact on the proposed method. After that,
the OCF is identified by a mixed logical model-based algorithm. When a fault was diagnosed, the drive
signals of the faulty phase were redistributed artificially by the additional switches. Thus, it will
maintain the current path in failure condition and make the 3-BLC still work as normal.
The rest of this paper is organized as follows. In Section 2, the mathematical model of single and
three-phase bridgeless converters are analyzed. In Section 3, the fault diagnosis with an improvable
feature extraction method is proposed. Section 4 details the fault tolerant implementation through
additional devices. System validation using simulation and experiment data is provided in Section 5.
Finally, conclusions are drawn in Section 6.
2. Basic Principles of Three-Phase Bridgeless Converters
2.1. Structure and Operation of 3-BLC
A three-phase bridgeless converter (3-BLC) is shown in Figure 1a. As can be seen, this three-phase
converter is expanded from a single-phase dual-boost bridgeless structure, which has additional
slow-recovery diodes D5 & D6 and two boost inductors L1 & L2 to reduce common mode
noise [24,25]. Compared to the H bridge structure, bridgeless structure reduces 50% of fully controlled
switches. Therefore, the control circuits, gate drivers, as well as protection units are greatly reduced,
thus decreasing the system complexity and switching losses drastically [26]. The equivalent ac side
circuit is depicted in Figure 1b and the mathematical model of 3-BLC can be expressed as⎧⎪⎨⎪⎩
L disAdt = usA − uacA − uNO
L disBdt = usB − uacB − uNO
L disCdt = usC − uacC − uNO
(1)
where uacA, uacB, uacC are the ac voltages of phase A, B and C; uNO is the neutral point voltage; L is the
inductance of L1 and L2.
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(a) (b) 
Figure 1. Three-phase bridgeless converter topology and equivalent ac side circuit. (a) Circuit topology;
(b) the equivalent ac side circuit.
In order to clarify the analysis process, in this study, the slow-recovery diodes are temporarily
substituted by the body diodes and the boost inductors are equivalent to an inductor L. Therefore,
taking a single-phase bridgeless rectifier as an example, Figure 2 shows its principles on four operating
modes. In this study, the power switches S1 and S2 are synchronously turned ON and OFF, which is
named synchronous control scheme. Define S as a switch function of this converter. When S = 1,
S1 and S2 are both turned ON, the power is transferred to power storage inductor L as shown in
Figure 2a,c. When S = 0, S1 and S2 are both turned OFF, the power stored in inductor L is transferred
to the load side as shown in Figure 2b,d. Then, a bulky electrolytic capacitor C is employed to buffer
the power and, hence, smooth the output voltage. Thus, the steady-state mathematic model can be
yielded by applying KVL and KCL as following.{
L diLdt = us − (1 − S)uC
C duCdt = (1 − S)iL − uCRL
(2)
where L is the inductance of the power storage inductor, C is the capacitance of the output capacitor,
RL is the resistance of load, iL is the input current, uC is the capacitor voltage, us is the ac voltage,
and S∗ = 1 − S.
Applying the volt-second balance and ampere-second balance principles to Equation (2) derives{
iL = usRL(1−d)2
uC = us1−d
(3)
where d is the duty cycle.
    
(a) (b) (c) (d) 
Figure 2. Basic bridgeless PFC rectifier topology and operating mode. (a) Mode 1 in positive ac cycle;
(b) Mode 2 in positive ac cycle l; (c) Mode 3 in negative ac cycle; (d) Mode 4 in negative ac cycle.
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2.2. Open Circuit Fault Analysis
As described above, there are four operating modes which generate through the ac voltage polarity
and the switching states. When a switch fails due to physical damage or improperly driving signal,
the corresponding operating mode no longer exists. This will cause changes on the related signals,
which is called fault features, and is the theoretical foundation of fault detection and location. In the
rest of this section, fault features of S1 OCF were analyzed as an example. Because power switches
are the most fragile component and an SCF can be converted to an OCF by fast fuses immediately,
the current and voltage waveforms shown in this section were acquired by simulations. The fault
times were set in the positive and negative ac cycle of the input voltage respectively.
When an OCF occurs on switch S1, the power storage path as shown in Figure 2a is disconnected.
Therefore, the converter works only in power discharging mode as shown in Figure 2b. However,
in the negative ac cycle, the converter works properly because S1 is not in both a power charging and
discharging path. The waveform of the input current and capacitor voltage during S1 open circuit fault
at different half cycles are shown in Figure 3. Because it is a non-resonant circuit, the large impedance
makes the input current fell into nearly zero after S1 failed in negative ac cycle, but it seems normal in
positive ac cycles. The capacitor voltage resembles the input current which double frequency ripple
disappears obviously after 0.5446 s, but it seems no change after 0.5346s until a positive ac cycle.
The features of input current and capacitor voltage before and after switch S2 fails are just like S1.
Figure 3. Input current and capacitor voltage waveforms at the time of S1 fault in positive and
negative cycles.
The dynamic details of the input current inside the red frame of Figure 3 are also shown in
Figure 4. According to Equation (3), the duty cycle of one switch will mutate to zero when it occurred
an OCF. Since the switching period no longer existed, the assumption that the input voltage is constant
during the switching cycle was no longer valid. Due to the impedance of the inductor to the low
frequency signal, the input current became zero after the energy in the inductor was released. The load
voltage was maintained by the DC capacitor until another ac cycle which was not affected by the fault.
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Figure 4. Dynamic details of input current and capacitor voltage waveforms at the time of S2 fault.
2.3. Input Side Interferences
Voltage fluctuations and harmonic pollution are unavoidable on the input side. They will affect
the characteristics of current and voltage signals which have an impact on the diagnosis of the fault.
Thus, this study discusses the features of input current and capacitor voltage under input voltage
fluctuation and harmonic pollution, which are shown in Figure 5. About 7% harmonic was injected
to input voltage at 0.3176 s, consequently, the THD of the input current increased from 4% to 8% but
the impact on the capacitor voltage was limited. Still, from this figure, the input voltage fluctuated
about 10% higher at 0.7273 s. The input current decreased a little and the capacitor voltage jittered
rapidly at the same time. Different from the failure conditions, these varieties recovered in a short time.
The features are significantly different from those failures discussed in the previous paragraphs.
Figure 5. Input current and capacitor voltage waveforms on input voltage fluctuation and
harmonic injection.
2.4. Load Side Interferences7
During the operation of the converters, the power on the load side was not always constant.
The load sudden changed sometimes and the reference dc voltage also changed when transmitting
different powers on the three-phase imbalance condition. This will lead to failure of fault diagnosis.
In this study, output power variations due to reference voltage changed and load sudden change were
also involved.
As shown in Figure 6, the reference output voltage increased from 300 V to 380 V at 0.5346 s,
then the magnitude of the input current and capacitor voltage rose rapidly and became stable in two
12
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ac cycles. The output power saw a 60% growth from 400 W to 640 W. Still, in this figure, the load
became heavier abruptly at the same time, which resulted in output power rising up to 1000 W with a
56% increment. The input current increased smoothly and rapidly, meanwhile the capacitor voltage
decreased a little but restored fast with a higher ripple.
 
Figure 6. Input current and capacitor voltage during the time of load sudden change and reference
voltage change.
In summary, an OCF will result in input current falling to about zero and increasing ripple
of the capacitor voltage. The intensity of current oscillation depended on the values of L and C.
The features of input or load side interferences were essentially similar, and did not affect the sinusoidal
characteristic of the input current and capacitor voltage signals. It has to be noticed that in these
analyses, when switch S1 failed in a negative ac cycle, the converter maintained regular operation until
a positive ac cycle, and vice versa for switch S2. The duration of this condition lasted up to a half ac
cycle, which is related to the time of failures.
3. Fault Diagnosis Technique
Fault diagnosis is the basis of fault tolerant control and consisted of fault detection and fault
location [27]. It is important to detect and locate a malfunction switch rapidly, taking into account the
fault features. In addition, the performance within fault tolerant behavior, such as redundancy control,
is not only affected by fault diagnosing time directly, but also fault diagnosing accuracy including
misdiagnosis and missed diagnosis [28]. Therefore, the fault diagnosis algorithm needs to be simple
and effective.
3.1. Fault Features Extraction
As aforementioned, the sinusoidal characteristic of input current is damaged when an OCF occurs,
but is reserved under other interferences. Therefore, it is feasible to select the input current as the
characteristic signal of fault diagnosis. Generally, it is straightforward to utilize frequency domain
characteristics as fault features [29]. However, most of the frequency domain methods require Fast
Fourier Transform (FFT), which costs large amounts of computation. In order to improve the diagnostic
efficiency and reduce the computational cost, this study used a direct time domain analysis method.
Considering a three-phase converter, an abc − αβ transformation, named Concordia transformation,
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is applied to analyze conveniently in a two-phase stationary coordinate system. This transformation
can be expressed as [
iα
iβ
]
=
⎡⎣ √ 23 − 1√6 − 1√6
0 1√
2
− 1√
2
⎤⎦
⎡⎢⎣ iAiB
iC
⎤⎥⎦ (4)
Transformed input current signals are shown in Figure 7, which took iα as the abscissa and iβ as
the ordinate. The gradient of color represented the increase of time; therefore, the characteristics of iα
and iβ before and after failure were revealed in these figures. Single switch failures of each switch were
shown in Figure 7, as well as normal and load side interference conditions. Input side interference was
similar with the load side.
Figure 7. Input current features in a two-phase coordinate system under eight conditions.
3.2. Fault Detection and Location Method
According to the features shown in the above figure, iα and iβ constitute a circular trajectory
under normal and interference conditions. However, an OCF will change the trajectory and different
fault location will result in different trajectories. In other words, vectors from (0, 0) to (iα, iβ) contain
distinguished features of OCFs. Define R as the length of this vector, an interval increment-based fault
detection method was proposed and can be expressed as
S =
∫ t
t−ts |R0 − R(t)|dt
i f S − Sth > res, then an OCF occurred
(5)
where S is the accumulative bias of R, Sth is a reference value for detecting an OCF, res is the threshold
of residual for decision, and ts is the length of the interval. R0 = 1T
∫ t−T
t−2T R(t)dt is the reference of R
which lags one ac cycle to increase the sensitivity, and T is the power frequency cycle.
Review the angle between this vector and the positive direction of the abscissa axis. It can be
found that the abnormal R occurred at a specific angular interval corresponding to different fault
locations. The central values of these intervals, defined as θth, are ideally taken as
(
0, π, 2π3 ,
5π
3 ,
4π
3 ,
π
3
)
corresponding to SA1, SA2, SB1, SB2, SC1, SC2 OCFs one by one. Then, a fault location method after
fault detection was proposed based on this vector. It selected the minus central value between the
angle when a fault was detected and θth as the location judgment, which can be expressed as
min
i
|θth(i)− θd| θ ∈ [0, 2π] (6)
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where i = 1, 2, · · · , 6, which represents SA1, SA2, SB1, SB2, SC1, and SC2 respectively. θd is the angle
when an OCF was detected.
The flow chart including fault detection and fault location algorithm are shown in Figure 8.
 
Figure 8. Fault detection and location algorithm flow chart based on current residual.
4. Fault Tolerance Method
An OCF will not cause the converter to shutdown immediately, but it slowly degrades the
performance and reliability. Actually, a converter is desired to have the capability to operate in a
quasi-normal condition in the post-failure period. Therefore, a fault tolerance method includes two
aspects: fault tolerant topology with an extra two switches and a corresponding fault tolerant control
method were proposed.
Also in the case of a single phase, the converter consists of two fast recovery diodes and two
power switches with body diodes [25]. A current loop is broken due to an open circuit fault. Therefore,
in order to obtain fault tolerant capability, additional devices must be added to restore the original
current loop in the fault state. A fault tolerant topology with an additional two power switch which
connected in parallel across the two fast recovery diodes is shown in Figure 9a. As aforementioned,
more than two-thirds of ac-dc rectifiers in motor drives of industry only require a single direction for
energy transmission. Therefore, considering the efficiency, loss, and control algorithms, this topology
still operates as a bridgeless converter in the normal state, although it is similar to the H-bridge
structure. The fault tolerant control diagram with drive signal distribution is shown in Figure 9b.
  
(a) (b) 
Figure 9. Fault tolerant control topology and control method. (a) Proposed fault tolerant topology with
two additional switches; (b) block diagram of the fault tolerant control method with signal distribution.
The control method diagram includes two control loops: an inner current loop and an outer
voltage loop. The role of the inner loop is to realize a unity power factor, and the role of the outer loop
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is to provide a controllable output DC voltage. The voltage controller Gvc and current controller Gcc
are obtained as
Gvc = KPvs+KIvs
Gcc =
KPis+KIi
s
(7)
The output of the double PI loop was compared with the carrier. Hence, in turn, the PWM signal
was generated for signal distribution. At the same time, constant zero which means low level driving
signal, was also generated.
The converter achieved fault tolerance through dynamic structure reconfiguration [30,31].
According to the location of the faulty device, there are three substructure types after an OCF. Each of
them has a corresponding drive signal distribution rule to maintain the normal operation of the
converter. The circuit reconfigurations are shown in Figure 10.
   
(a) (b) (c) 
Figure 10. Circuit type reconfigurations. (a) Totem pole bridgeless; (b) Symmetry totem pole bridgeless;
(c) Symmetry boost bridgeless.
In normal operation, both S3 and S4 are driven off by the low level, and S1 and S2 are driven
by the PWM signal p in a synchronous drive mode. When it is detected that an open circuit fault
occurs in S2, S3 will be driven by −p which means S1 and S3 are driven by complementary signals.
At this point, the circuit topology is converted into a totem pole bridgeless structure, as shown in
Figure 10a. When an open circuit fault occurs in S1, the drive signal of S4 will also be replaced by −p,
and S2 and S4 will continue to operate in a complementary signal drive mode. At this point, the circuit
topology is converted to a symmetry totem pole bridgeless structure, as shown in Figure 10b. If an open
circuit fault occurs in both S1 and S2, the circuit will be converted into a symmetry boost bridgeless
structure consisting of S3 and S4, which will be driven by p synchronously. This situation is shown
in Figure 10c. The current path for the different topologies is also shown in Figure 10, with orange
representing the path for the positive ac cycle and blue for the negative. The drive signal distribution
table corresponding to each fault state is shown in Table 1.
Table 1. Drive signal distribution of different fault switch.
Faulty Switch
Drive Signal
S1 S2 S3 S4
None p p 0 0
S1 / p 0 −p
S2 p / −p 0
S1&S2 / / p p
“0” respects low level, “p” respects the PWM signal, “/” respects an OCF.
5. Simulation and Experiment Results
It is essential to demonstrate the proposed fault diagnosis and tolerant control method function as
expected in a real converter. However, failures of a real device will lead to uncontrollable consequences
such as burning or explosion. Therefore, hardware in loop (HIL) simulation technology is suitable
for device failure experiments. In this study, simulation and experiment-based MATLAB/Simulink
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and NI platform were realized, as can be seen in Figure 11a; and the details concerning the equipment
used in this setup are shown in Figure 11b.
  
(a) (b) 
Figure 11. Diagram of simulation and experiment setup.
The simulation model of the three-phase bridgeless converter was built in MATLAB/Simulink
and used to verify the proposed fault diagnosis and tolerant control method. Then HIL simulation
based on NI-PXI platform was employed to emulate physical experiment, which is widely recognized
and adopted in the field of power electronic device failure researches [32]. The power system model
was set up as shown in Figure 1, and the parameters are presented in Table 2. The simulation and
experiment results are revealed in two aspects: fault diagnosis results and fault tolerant control results.
It is noticed that there was no real fault and all the OCFs were emulated by focusing the low level
drive signal of specific switches.
Table 2. Specification of Simulation and Experiment.
Parameter Value
Input ac voltage 220 V 50 Hz
Reference dc voltage 380 V
Boost inductor 5 mH
dc capacitor 330 μF
Normal power 2000 W
Switching frequency 10 kHz
Sampling frequency 10 kHz
KPv, KIv 0.021, 0.55
KPi, KIi 10.1, 200
For the diagnostic algorithm proposed in this paper, the selection of ts has a direct impact on
diagnostic resolution and diagnostic performance. Figure 12 shows the value of S when ts is equal
to 3 ms and 6 ms, plotted in red and green, respectively. Obviously, the diagnostic frequency (or
resolution) of the proposed online real-time fault diagnosis is positively correlated with ts. In the
normal state, the value of S was about zero. When a fault occurred, S began to fluctuate greatly.
The amplitude was also positively correlated with ts. That is to say, a larger ts meaning larger
diagnostic interval or lower diagnostic frequency can make it easier to identify a fault trigger, reduce
misdiagnosis or missed diagnosis.
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Figure 12. Plot of S with two different ts until fault detection.
In order to make the method proposed in this study applicable with different system parameters,
both iα and iβ were normalized in the actual process. Furthermore, Figure 13 shows the results of
200 samples with different ts from 2 to 6 ms, where the average detection time is connected in green and
the average accuracy rates in red. In this figure, the influence of different Sth are also shown, in which
the solid line represents Sth = 0.2 and the dashed dotted line represents Sth = 0.4. When Sth = 0.2,
as can be seen, the fault detection time increased as ts grew because it slowed down the diagnostic
frequency, and the accuracy rates were maintained at around 98%. When Sth = 0.4, the detection time
generally increased by about 20 ms, but there was greater decline in accuracy rates with ts growing.
The reason is that longer integration time makes the value of S closer to zero, and the larger threshold
is gradually more unsuitable, resulting in a drop in the accuracy rate.
Figure 13. Detection time and accuracy with two Sth.
After selecting the appropriate parameters, the current signal iA and corresponding trigger signals
collected by the oscilloscope were as shown in Figure 14.
 
Figure 14. Input current and SA1 fault trigger and detection signals of phase A.
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After a fault was detected, the fault location algorithm needed to be employed to locate the fault.
Since the detected time td was not the actual time t f at which a failure occurred. The θd calculated
using iα(td) and iβ(td) was disorderly, and therefore, it was impossible to locate the failure in practice.
In this study, this problem was solved by sacrificing a certain fault tolerant time that the value of θd
was taking as the time minimizing R within a power cycle after td. It can be expressed as
θd = θ(tmin)
tmin = min
t
R(t), t ∈ [td, td + T] (8)
Figure 15 shows the scatter plots of iα(td) and iβ(td) for each of the 30 samples. The pink auxiliary
line identifies the angles corresponding to each fault under ideal conditions. The data points generated
by original θd were scattered and could not be used for fault location. The optimized data points were
concentrated in the vicinity of the ideal values which could be used for accurate fault location.
 
Figure 15. Fault location data distribution with original and optimized θd.
Under the condition of ts = 5 ms, Sth = 0.5, 30 fault tolerance experiments were implemented
where the faulty switch was randomly selected. The times from fault occurrence to fault tolerant
control execution are shown in Figure 16. It can be found that the fault tolerance time increased by
20 ms relative to the detection time from Figure 13, where the delay of one ac cycle is caused by
Equation (8).
Figure 16. Fault tolerance times of thirty samples.
An example of fault diagnosis and tolerant control is shown in Figure 17. The signals were
monitored by the host computer of the system built in this study.
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Figure 17. Signals collected by the host computer.
In summary, the proposed fault diagnosis and fault tolerant control method were verified in
simulation and experimentation. An OCF will be detected within at least 20 ms in general conditions,
and tolerated with a 20 ms delay. Various interferences have limited impact on this algorithm.
The accuracy of fault diagnosis was over 98%, and the error rate of the fault location and fault
tolerance was zero.
6. Conclusions
Reliability is one of the primary concerns for the three-phase bridgeless converter. This paper
presented an open circuit fault diagnosis and tolerant control method to maintain the converter running.
As the basis for fault tolerance, the open circuit fault is detected and located accurately within a few
milliseconds, thus, the abnormal operation time is reduced. Only two additional switches are needed
to maintain the normal operation by structure reconfiguration. A lookup table is built for switch
drive signals reconfiguration. Finally, the feasibility and effect of the proposed method on reliability
promotion was verified by simulations and experiments. Furthermore, the interference analysis in
this paper is still insufficient that the proposed method is not robust enough in practice. This requires
further work.
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Abstract: Induction machines (IMs) power most modern industrial processes (induction motors) and
generate an increasing portion of our electricity (doubly fed induction generators). A continuous
monitoring of the machine’s condition can identify faults at an early stage, and it can avoid costly,
unexpected shutdowns of production processes, with economic losses well beyond the cost of the
machine itself. Machine current signature analysis (MCSA), has become a prominent technique for
condition-based maintenance, because, in its basic approach, it is non-invasive, requires just a current
sensor, and can process the current signal using a standard fast Fourier transform (FFT). Nevertheless,
the industrial application of MCSA requires well-trained maintenance personnel, able to interpret the
current spectra and to avoid false diagnostics that can appear due to electrical noise in harsh industrial
environments. This task faces increasing difficulties, especially when dealing with machines that work
under non-stationary conditions, such as wind generators under variable wind regime, or motors fed
from variable speed drives. In these cases, the resulting spectra are no longer simple one-dimensional
plots in the time domain; instead, they become two-dimensional images in the joint time-frequency
domain, requiring highly specialized personnel to evaluate the machine condition. To alleviate these
problems, supporting the maintenance staff in their decision process, and simplifying the correct
use of fault diagnosis systems, expert systems based on neural networks have been proposed for
automatic fault diagnosis. However, all these systems, up to the best knowledge of the authors,
operate under steady-state conditions, and are not applicable in a transient regime. To solve this
problem, this paper presents an automatic system for generating optimized expert diagnostic systems
for fault detection when the machine works under transient conditions. The proposed method is
first theoretically introduced, and then it is applied to the experimental diagnosis of broken bars in
a commercial cage induction motor.
Keywords: fault diagnosis; condition monitoring; induction machines; support vector machines;
expert systems; neural networks
1. Introduction
Induction machines (IMs) power most modern industrial processes (induction motors) and
generate an increasing portion of our electricity (doubly fed induction generators). Therefore,
fault diagnosis of IMs has become an important area of condition-based maintenance (CBM) programs,
to avoid the high economic losses generated by unexpected breakdowns of IMs and sudden stoppages
of the production lines that they drive. Specifically, fault diagnosis techniques based on the analysis of
the MCSA [1–6] have gained a wide industrial deployment, due to their simplicity, low requirements of
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hardware and software, and capability for on-line simultaneous detection of a wide range of machine
faults. Despite its advantages, industrial application of MCSA in harsh industrial environments,
under real working conditions, is challenging. The spectral lines, whose amplitude signals the presence
of a fault, can be difficult to evaluate under the myriad of spectral lines in the spectrum of the machine
current, especially in case of incipient faults, where the fault harmonics have small amplitudes, or in
case of low slip working conditions, where the leakage of the fundamental can bury the fault harmonics
appearing at very close frequencies. To deal with these difficulties, several ongoing research works [7,8]
propose the development of expert systems that can improve the diagnostic hit ratio, mostly where the
fault features information obtained to detect these faults is scarce or unrepresentative. Nevertheless,
developing and combining expert systems with fault diagnostic methods to improve hit ratio it is not
trivial at all. An optimum combination of both elements can lead to a significant hit ratio improvement
in fault detection, but an inadequate combination can even result in a misdiagnose. In the scientific
literature, some works such as [9–13] are focused on the analysis, explanation, and development of
recommendations, techniques, and methodologies to achieve a correct expert system implementation
with optimal problem resolution. Following these recommendations, two main aspects are relevant to
build an accurate expert system for the diagnosis of a faulty IM: on the one hand it is necessary to use
a method able to detect and obtain features of the motor that can characterize a given type of fault;
on the other hand, some algorithm or methodology able to interpret these features to discern about
fault existence must be developed.
The design of an expert system for fault detection of IMs, taking into account both aspects,
is a complex task, with many design variables that can influence the performance of such a diagnostic
system. In this context, this paper proposes the automation of this design stage, through the
development an automated system (the supra-system) which automatically generates custom fault
diagnostic systems with high precision rate for fault detection. The proposed, so called supra-system
is based on the exhaustive comparison of different combinations of fault diagnostic methods and
optimized expert systems. It has been applied with success to the generation of an expert system for
the detection of broken bars in a squirrel cage IM, both in steady-state regime and in transient state.
The application to the detection of other types of fault is straightforward.
The paper is structured as follows: Section 2 introduces methods to detect faults in the induction
machine under transient conditions. Section 3 describes the expert systems more commonly used in
this field. Section 4 describes the development of the supra-system to generate optimized diagnostic
systems. Section 5 is devoted to the experimental results and validation, and finally, in Section 6 the
conclusions are presented.
2. Components of the Generator of Expert Systems for Fault Diagnosis of IMs
The three main components of an expert system for fault diagnosis of IMs, to be generated by the
proposed supra- system, are the following ones:
• The quantity measured in the IM.
• The method used for extracting fault representative features from the measured quantities.
• The type of expert system used to perform the fault diagnosis from the selected IM features.
These three characteristics are analyzed in the following sections.
2.1. Quantities Measured in the IM
Fault diagnostic methods for IMs can obtain representative fault features from different motor
quantities, like phase currents or voltages, acoustic, temperature, vibrations, etc. Using these features,
these methods must able to detect the presence or absence of failures like broken rotor bars, winding
short circuits, bearing damages, eccentricities, etc. In addition, these methods must work under
any machine operation regimes (standstill, start-up, steady-state or transient regime). In this paper,
the selected quantity is the machine stator current, because it is non-invasive (a Hall sensor or a current
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transformer placed in the line feeding the machine can acquire the current), can be acquired on-line,
without disturbing the machine work, and can identify a wide range of simultaneous machine faults.
Each type of fault generates a characteristic signature in the stator current, and, thus, it is possible to
detect different type of faults by the on-line analysis of the machine current. Furthermore, it is easy to
adapt this approach to other IM quantities.
2.2. Methods to Obtain Fault Representative Features
Under steady-state regime, the stator current analysis is performed using the frequency spectrum
of the stator current, via the FFT [14]. Nevertheless, in many modern industrial processes, IMs operate
under transient conditions (due to varying loads, action of controllers, etc.). The methods used for
obtaining fault representative features and analyzing them in steady-state regime are usually not
valid in transient state (for example, the FFT cannot be used under varying speed conditions). On the
contrary, most methods designed for transient state diagnosis are also valid for the detection of failures
in steady-state condition, but at the cost of a higher computational complexity both of the set of
diagnostic features and of the analysis algorithms. For these reasons, this research focuses on the fault
diagnosis both in steady-state regime and in transient state.
Recently, the development of diagnostic techniques focused on machines working in transient
regimes have attracted the attention of many researches, giving raise to works as [15–17] dealing with
this subject. In [15] the empirical mode decomposition (EMD) is used to obtain the fault features.
The proposed approach, to obtain the fault features not only needs to compute the consecutive intrinsic
mode functions (IMFs) containing the fault related components, but also the average value and the
zero crossing of the sum of the IMFs. This process adds disturbances losing information about the
fault evolution. In [16] the discrete wavelet transform (DWT) is used to decompose the Park vector of
the stator currents in 12 levels; this approach implies a dyadic decomposition of the frequency bands
and a computation of the energy contained in each range. Therefore, the information used (the energy
of frequency band) is not only related to the fault features but also to other components or effects such
as the spectral leakage that can significantly influence on the results. In a second step, the standard
deviation of this data is used as fault features being less precise. Therefore, the use of a self-organizing
map (SOM) network is proposed to detect the presence or absence of a given fault.
In [17] the time-frequency plane is used to detect the fault. Nevertheless, the proposed method
is only valid for the detection of the rotor broken bar fault in induction motors and only for the
start-up transient. The fault feature is a complex representation of the characteristic V-shape pattern
(with specific width and angle) for this fault (rotor broken bar) and this regime (start-up transient).
It requires complex image treatment (dilatations, erosions, thresholds, subtraction of images, etc.) to
obtain the fault features and implies a loss of fault information and a very limited field of application.
Therefore, although these techniques can be also applied to obtain the fault features in steady-state
regimes theses fault features would be more complex and less precise than the specific methods for
steady state regimes.
A recent development in fault diagnosis of IMs allows to apply the same tool for analyzing
the spectral content of the motor current in both regimes. This technique, known as harmonic order
tracking analysis (HOTA) [4,5,18] allows to design a unique expert system for both regimes. Therefore,
it is chosen as the basis of the diagnostic system generator proposed in this paper.
2.3. The Harmonic Order Tracking Analysis (HOTA) Method
In this section, the HOTA method, introduced in [4,5,18], is briefly described. Unlike other
methods where the frequency position of fault features (obtained from the current or its envelope)
depend on other variables, in the HOTA method the fault frequencies are normalized to an integer,
harmonic k-order scale, which is independent of the motor supply frequency and of the motor slip.
This further simplifies and accelerates the procedure of conditioning the current signal prior to its
processing by the expert system.
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HOTA method for transient state is a method based on reducing the 2D time-frequency content of
the fault harmonics of the motor current to a much simpler 1D harmonic k-order domain. As explained
in [5], this simplification process is implemented using a Gaussian window and a short time Fourier
transform (STFT), by iteratively moving the Gaussian window along the time domain and performing
the frequency axis re-scaling at each step (see an example in Figure 1).
Figure 1. Example of time/harmonic k-order space generated with HOTA method for induction motors
fault diagnosis in transient state.
An alternative option is to replace the STFT transform in HOTA by the short-frequency Fourier
transform (SFFT), as in [6]. SFFT generates a time-frequency Gaussian window which is displaced along
the frequency axis, instead of the time axis (Figure 1). Both the STFT and the SFFT transform generate
the same time/frequency representations, although the SFFT has speed computing advantages when
applied to fault diagnosis of IMs, as will be shown in Section 4.1.
In the last step of HOTA algorithm, once the time/frequency space is generated, a conversion into
the harmonic k-order domain is made, obtaining as a result a single vector. Inside this vector each fault
component is clearly shown through its k component number, as shown in Figure 2. This figure shows
an example of the final result generated from the time-harmonic k-order space example shown in
Figure 1. This graphic shows a fault k component within the harmonic k-order domain corresponding
to a rotor broken bar fault.
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Figure 2. Final result vector in harmonic k-order domain obtained with HOTA method.
3. Expert Systems for Features Classification
Expert systems implementation to automate decision-making process are applied to interpret
complex data or correlation features with some degree of uncertainty. Although diverse types of
expert systems are used to resolve problems with different origins, in the field of IMs fault diagnosis
the classification expert systems prevail. Classification expert systems generate discriminant results
(decisions made regarding features), precluding the generation of ambiguous results.
As shown in [7,8,19], the support vector machine (SVM) expert system and artificial neural network
(ANN) expert system are the most commonly used expert systems to solve features classification
problems, due to their high learning coefficient of the problem. With a failure representative features
database, obtained via fault diagnostic methods, these expert systems analyze and interpret the data to
assess the presence or absence of an IM fault.
SVM and ANN expert systems have an input interface to the system where fault features are
inserted. With these features, the expert system deduces a solution for the fault diagnosis problem.
The internal part of the system is then adjusted to perform the interpretation of input data, and an output
of one or more results is finally generated. Every solution is related to its respective input data.
However, in a different way about procedural programs, an expert system is not an execution of
a sequence of commands that finally generate a result. Both SVM and ANN systems need to develop
a previous training of the expert system to “learn” the mechanics of the problem to find the optimal
solution. Adjusting the properties and parameters of the expert system to obtain a good training and
good failure rates is a highly complex task, which in many cases is carried on by a manual trial and
error procedure.
3.1. Support Vector Machine
SVM is an expert system based on n-dimensional spaces where each n parameter of the feature
corresponds to the n dimension of the space (n feature parameters = n dimensions of the space).
The learning stage is based on the generation of a (n − 1) hyperplane that divides the n-dimensional
space into two subspaces where each one represents one solution of the problem, which is sufficient to
discern the occurrence or absence of fault.
In Figure 3 it is shown an example of a 2-dimensional space divided by a hyperplane generated
with previous training. This SVM space has been generated with the supra-system during the
experimental test described in Section 5.1.
The SVM optimization for obtaining the best system for analysis and diagnosis of failures depends
on configuring the best kernel method, on the proper parameter fitting, and on the development of
an optimal learning of the problem.
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Figure 3. Space of a 2-dimensional SVM (2 parameters on each failure representative feature) where
a hyperplane is splitting the space in subspaces of healthy features and failure features.
3.2. Artificial Neural Network
ANN expert systems are based on the emulation of biological neuronal networks. An ANN is
composed by a set of “neurons” distributed in several interconnected layers. Although there are several
types of neural networks structures and configurations, the most used for features classification is the
Multilayer Perceptron. Figure 4 shows the layer structure of a Multilayer Perceptron, with an input
data terminal, no or some hidden layers, and one output layer.
Figure 4. Scheme of Multilayer Perceptron neural network.
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ANNs also must be trained before being able to correctly solve the problem. On ANN optimization,
this learning is based on finding the best structure for a given problem (number of layers and number
of neurons per layer) as well as the correct weight for each neuron within this network.
4. Development of the Supra-System, a System Able to Generate and Optimize Failure
Diagnostic Systems Improved with Expert Systems
As presented in the previous sections, fault representative features finding methods and expert
systems need to be optimized to obtain an acceptable diagnostic system. Finding the best fitting is not
a trivial task since the accuracy of the expert system depends critically on the selection of its parameters.
Therefore, to perform these tasks, in this paper, an autonomous system (the supra-system) is proposed.
It is able not only of generating fault diagnostic systems, but also to optimize them through a set of
fault representative features finding methods (Figure 5).
Figure 5. General scheme of the supra-system, the system generator of optimized fault diagnostic system.
4.1. Optimization of HOTA Method for IMs Fault Diagnosis
In HOTA method, as in the other methods that develop time/frequency spaces, it is essential
to adjust the proportion of window filter to maximize the resolution of the space and the desired
frequencies. Depending on the proportion applied to the Gaussian window filter, the space resolution
can be improved (Figure 6a,c) or be worsened (Figure 6b,d), hindering the fault detection.
Figure 6. Examples of the time/frequency space generated with a phase current using a Gaussian
window of ratio 10/1 (a) and its HOTA solution (c). The time/frequency space obtained with the
same current but using a Gaussian window of ratio 1/10 is shown in (b), and its HOTA solution is
shown in (d).
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Figure 6 shows an example of a motor with a broken bar fault, with the fault components at k = 1
and k = −1; To detect properly these components in the joint time-frequency domain (t-f domain)
is a challenging task, because their amplitude is much smaller than the main component amplitude.
The performance of the fault diagnostic system depends critically on the analyzing window used for
obtaining the t-f spectrum of the stator current. In this work, the Gaussian window has been selected,
because it achieves the highest power density in the t-f domain. Nevertheless, different width to height
ratios of a Gaussian window with the same minimum area in the t-f domain can alter substantially
the shape of the fault harmonics. For each fault component, it can be observed that exists a specific
window whose width to height ratio gives the sharpest fault components in the t-f spectrum [20],
and consequently the fault components on HOTA result are also maximal (most representative fault
features). Moving away from this ideal window size ratio, either in time or frequency, the resulting
fault components on HOTA are less representatives for the fault. One of the goals of the supra-system
presented in this paper is precisely to obtain this optimal window ratio, for generating the best t-f
spectrum and the best fault representatives features in HOTA result.
The sharpness of the fault components is calculated with the mean value of the amplitude in the
frequency range between the fault components (k = 1 and k = −1) and the main component. In the
proposed system, the search for the best window size ratio has been optimized using a binary search
algorithm [21], which is more specialized than a linear search algorithm.
As discussed above, the t-f spectrum is generated with a STFT transform. Nevertheless, as explained
in [6], a SFFT transform can be used instead STFT, obtaining the same t-f spectrum. It is remarkable
that the use of the SFFT in diagnostic applications reduces greatly the required computational power,
regarding the STFT. This is due to the fact that the fault frequencies to be analyzed are known and the
SFFT is able to generate the t-f spectrum by moving the Gaussian window in the frequency domain
within a limited range close to the desired frequencies. This can be seen in Figure 7, where the results of
the SFFT are shown in color, whereas the gray zone shows the results of the t-f spectrogram as obtained
with the traditional STFT.
Figure 7. Example of t-f spectrum where the range of frequencies that would be necessary to obtain
broken bar fault features has been marked.
4.2. Optimization of the Learning Process of the SVM Expert System for IMs Fault Diagnosis
The SVM expert system is quite optimal in solving problems that show a poorly linear distribution
in its solutions. Nevertheless, its flexibility implies that it is necessary to adjust several coefficients
during the training process to obtain a satisfactory learning of the expert system. The goal of
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the supra-system presented in this paper is also to optimize the value of such coefficients in an
automatic way.
SVM allows different kernels to transform the space form to improve the discrimination of
different features with the use of a hyperplane. In [10] several common kernels are discussed.
In particular, with the Polynomial Kernel (1) and Radial Basis Function (RBF) kernel (2), it is possible
to solve almost all cases where the solution distribution of the problem goes from totally linear to
scarcely linear.
K(xi, xj) = (1 + xTi xj)
d (1)
K(xi, xj) = exp
[
−
(‖xi − xj‖
2σ
)2]
(2)
To use one of these two kernels one must set two parameters in order to obtain an optimum
learning SVM. If a Polynomial Kernel is used, it is necessary to set the pair of parameters δ(C, d),
where C is the box limit parameter for the search box during training and d is the polynomial order.
If a RBF kernel is used, the pair of parameters that must be set are δ(C, σ), where C is the box limit
parameter and σ is the scale factor of the Gaussian function.
In [10] it is explained how to fit these parameters by a mesh search method. Although this fitting
method is less optimal than others with lower execution time, it guarantees a good approximation to
the global solution avoiding local solutions that can be found by other heuristic fitting methods.
Like the scheme in Figure 8, the mesh search method divides each parameter reachable range
into subsets (similar to a mesh). On each subset an SVM is trained with the parameters of this subset,
obtaining an estimation of its hit rate. Finally, the subset with the trained SVM with highest hit rate is
selected and the described process is iterated in a depth search until the subset with the highest hit
rate (without over-training) is obtained.
Figure 8. Schematic example of setting a parameter with the mesh search method.
It is relevant that all these trained SVM, generated during the mesh search, have had an optimal
training to obtain a good approximation to the real hit rate. Achieving an optimal training for each
SVM is another issue that is addressed in the supra-system presented in this paper.
An expert system cannot be trained directly with the whole training set of fault features to obtain
its hit ratio. Otherwise, the hit ratio would be erroneous. There are several methods to train and
validate an SVM, but the most reliable for obtaining the best hit ratio approximation for SVM is the
‘leave one out cross validation’ method. With this method, the number of SVMs trained are equal to the
number of fault features. In the particular field of IMs fault diagnosis, the number of fault features are
not very high and therefore the computational complexity is acceptable.
As described the scheme for the ‘leave one out cross validation’ (Figure 9), for each feature k, a trained
SVM is generated with the remaining features, that is, excluding k feature. Once the SVM has been
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trained, then the k feature is validated. Repeating this process for the whole set of fault features,
it yields finally an approximate hit ratio quite close to the actual hit ratio.
Figure 9. Scheme about training and classification for the iteration of k feature in the ’leave one out cross
validation’ training algorithm.
4.3. Optimization of the Learning Process of ANN Expert System for IMs Fault Diagnosis
ANN expert systems are quite optimal in problem solving and may even be better than SVM
when the distribution of problem solutions is highly non-linear. In contrast, the complexity to train and
optimize an ANN expert system that solves the problem is greater than in the case of an SVM system.
The optimization of the structure of an ANN expert system implies the selection of the number
of neurons per layer and the number of layers. These choices are relevant, since they influence the
quality of learning and the accuracy of the results. For each concrete problem to solve, there is
an optimal structural configuration. Training an unoptimized structure may lead to under-training or
over-training the problem.
As of today, there is not a well defined method to find an optimal structural network in a direct
way. However, in the case of neural networks for classification, several methodological rules have been
published that discuss the structural limits of the network [10,11]. For classification problems these
researches recommend a hidden layer range in the network between one and two layers, a heuristic
search algorithm for fitting optimal network structure, and the best internal configuration for each
neuron [9].
A stochastic search with heuristic optimization using the pyramid rule has been chosen to search
the optimal structural network for IMs fault diagnosis. In the pyramid rule it is assumed that the best
initial structure for searching optimal network has a trapezoidal pyramid shape where the network
base are the inputs and the top are the outputs.
In the case of classification problems for ANN developed in the artificial intelligence field,
as shown in Table 1, for each hidden layer’s neuron is assigned a “hyperbolic tangent Sigmoid” transfer
function. On the other hand, on the output layer, for each neuron a ‘Competitive SoftMax’ transfer
function is used, whose output acquires the maximum value while the other outputs are cancelled.
Table 1. Transfer functions used to solve classification problems with ANN expert systems for IMs
fault diagnosis.
Layer Type Transfer Function In(i)/Out(o) Tie
Hidden Layer Hyperbolic Tangent Sigmoid o = i
n−i−n
in+i−n
Output Layer Competitive Softmax o = 1, n maxo = 0, the others
It must be emphasized that both optimizing methods for ANN network structure and
configuration used in this work are only valid and optimal when the ANN is used to solve classification
problems. Therefore, these methods are valid for IMs fault diagnosis since it is a classification problem
(healthy/faulty).
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In each step of this ANN structural optimization algorithm, a specific network structure is
generated (specific number of layers and number of neurons per layer). For each generated structure
an optimal training and validation must be carried out to obtain a valid approximation hit rate for this
ANN structure. The highest hit rate when the ANN structural optimization algorithm has finished
is declared as the best approximation hit rate and its structure is the optimum one to solve the IMs
classification problem.
For ANN, the ‘leave one out cross validation’ method is not optimal to obtain a good approximation
of the hit ratio, due to the operative of the algorithms used to train ANN expert systems. Accordingly,
in this research, it has been implemented for training the ANN a ‘training/validation/test cross validation’
method. This method, shown in the scheme of Figure 10, iterates in a loop of 100 iterations (100 basic
trainings) where the fault characteristics are distributed in each iteration between the training,
validation, and test sets. Between 60 and 80 percent of features are assigned to the training set,
between 10 and 20 percent features for the test set, and the rest is assigned to the validation set.
Figure 10. Scheme about training and classification for X iteration in the ‘training/validation/test cross
validation’ training algorithm.
In the ‘training/validation/test cross validation’ method, it is important that the features selected
on each set are representative of the whole range of values that the fault features can reach. In this
research, this issue has been solved with the generation of a features space and its segmentation in
a random sequence.
As analyzed in [12], there are several learning algorithms based on a gradient back-propagation,
where each one has its advantages and disadvantages. The scaled conjugate gradient back-propagation
algorithm has been chosen in this work as it guarantees a global optimal learning for classification
problems with a moderate computational complexity, and without over-training locally (for the specific
ANN structure trained).
The cost function used to minimize the gradient error is the ‘cross entropy’ formulated as:
FC = − 1
n
·
n
∑
i=1
[yi · ln(ai) + (1 − yi) · ln(1 − yi)] (3)
where the variable n denotes the total number of features for training, variable a stands for actual
outputs and variable y stands for desired outputs.
5. Experimental Validation
The experimental validation of the supra-system has been carried out to detect rotor broken bars
as in [1,3,22]. Nonetheless, this supra-system can be easily adapted to detect other types of faults such
as eccentricity, stator inter-turn short circuits and bearing faults.
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5.1. Test Bed
Figure 11 shows the test bed used in this paper. Two squirrel cage IMs whose main characteristics
are given in Appendix A were tested, one in healthy conditions the other with a rotor broken bar
fault. The broken bar fault was created by drilling a hole in one bar, in the junction of the bar with
the end ring, as can be seen in Figure 12. This way to produce the bar breakage avoids damaging the
magnetic circuit of the rotor and enables an easy verification of the complete disconnection between
the bar and the end ring. To cover a wide scenario of industrial situation, the motor under test has
been feed, alternatively, through variable speed drives (VSDs) of two different brands (ABB model
ACS800 and Siemens model M440) with up to four different control strategies (scalar, scalar with
slip compensation, field oriented control (FOC) and direct torque control (DTC)) and direct on-line
(DOL) through an autotransformer. A permanent magnet synchronous machine (PMSM) is used as
a mechanical load controlled by a drive ABB model ACSM1-04AS-024A-4. The test bed is controlled
using a programmable logic controller (PLC) and a system control and data acquisition (SCADA)
system which allows to perform the test in an automatic way and to repeat accurately the same
conditions with different motors under test. A digital oscilloscope model Yokogawa DL750 has been
used to acquire the currents during the different performed tests.
In this case, the test bed has been used for detecting broken bars fault, as in [1,3,22], but it
can be easily adapted to detect other faults such as inter-turn short circuits, bearing damages or
eccentricities. Indeed, other IMs with different faults can be coupled in the test bed and the tests set
can be performed automatically.
Figure 11. Test Bed used to obtain the experimental signals.
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Figure 12. Top rotor with an artificially rotor broken bar fault and bottom rotor in healthy conditions.
5.2. Experimental Results
The supra-system generator has been implemented in MATLAB R2014 platform for evaluating
its feasibility, the supra-system generator is applied to a large set of experimental current samples,
obtained through the test bed described in the previous section, testing healthy and faulty IMs under
different conditions (supply conditions, load conditions).
The samples database generated in this research comprises 726 phase current samples, with
369 healthy rotor samples and 357 faulty rotor samples. During the sampling process the frequency
and load torque has been changed to obtain also transient regime samples. Table 2 summarizes the
conditions under which the tests were conducted.
Table 2. Summary of the tests performed for the experimental validation.
Regime Supply Load Tests
Steady
DOL 50 Hz Constant 12
VSD 25 Hz Constant 2450 Hz Constant 24
Transient
DOL 50 Hz Pulse 8Ramps 11
VSD
25 Hz Pulse 15Ramps 19
50 Hz Pulse 15Ramps 19
Ramps
Constant 60
Pulse 33
Ramps 12
The supra-system developed in this work has explored and optimized a search space given by all
the possible combinations of the following diagnostic systems options:
• two HOTA implementations (with STFT or SFFT).
• two SVM expert system variants (with Polynomial or RBF Kernel).
• two ANN expert system variants (one or two hidden layers)
By an optimized search in this search space, applying the techniques introduced in Section 4.1,
the global optimum result (the best fault diagnostic system) is obtained, that is, the optimized expert
system for IMs fault diagnosis which has the highest diagnosis hit rate.
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5.3. Time Required by the Supra-System to Generate Locals and Global Optimized IMs Fault
Diagnostic Systems
In this experimental test, 286044 SVM expert systems and 252000 ANN expert systems have been
analyzed in the process of finding the final optimum fault diagnostic system by the supra-system.
The total time used for training (Table 3) and for classification of the IM condition (Table 4) shows that
the fastest approach is to use the SFFT technique for implementing the HOTA method.
Table 3. Time needed by the supra-system to generate each local optimal diagnostic system (hours).
Optimization Time (hours) HOTA + STFT HOTA + SFFT
SVM with Polynomial Kernel 13.81 2.70
SVM with RBF Kernel 12.57 1.83
ANN with 1 hidden layer 13.58 3.03
ANN with 2 hidden layers 34.02 20.16
Table 4. Time used by the diagnostic system generated by the supra-system to classify the IM
condition (seconds).
Classification Time (seconds) HOTA + STFT HOTA + SFFT
SVM with Polynomial Kernel 36.64 5.60
SVM with RBF Kernel 36.64 5.60
ANN with 1 hidden layer 36.65 5.60
ANN with 2 hidden layers 36.65 5.60
5.4. Hit Rates Obtained by the Expert Systems for IMs Fault Diagnosis Generated by the Supra-System
The hit rates obtained by the expert systems generated by the supra-system Table 5, are very high,
giving a very efficient IM fault diagnostic system. It is relevant that, although SVM and ANN expert
systems have different implementations, in both cases the hit rates are very similar. This similarity
means that:
• In both expert systems the maximum hits ratio has been reached (the optimal diagnostic system).
• None of these local diagnostic system shows over-training. Otherwise it would show a higher
hit ratio much closer to 100% and hit ratios values would be more different between local
diagnosis systems.
Table 5. Hit rates obtained in each of the local optimal diagnostic systems generated by the supra-system.
Hit Rate (%) HOTA + STFT HOTA + SFFT
SVM with Polynomial Kernel 98.62 98.89
SVM with RBF Kernel 97.24 97.38
ANN with 1 hidden layer 97.10 97.38
ANN with 2 hidden layers 98.89 98.89
HOTA implementing SFFT with SVM with Polynomial Kernel and HOTA implementing SFFT
with ANN with 2 hidden layers lead to the same result. In both cases a global optimum diagnostic
system is obtained, with the best hit ratio and with the lowest diagnosis time. Therefore the use of one
or another for diagnosis would be only a user decision.
Even so, the others diagnostic systems (optimal local but not optimal global) also show an excellent
hit ratio with a low diagnostic time. All of them are very well optimized and could be used alike.
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6. Conclusions
In this research a supra-system implementation has been proposed to generate an optimized fault
diagnostic system. This supra-system has shown the following advantages regarding to traditional
expert systems:
• All the diagnostic systems generated are suitable to be used in transient regime operation.
• The generation process is totally automated. That is, starting on the samples input until finishing
the generation of optimum diagnostic system no user intervention is required at all.
• The generation process is totally autonomous. That is, it is not necessary to carry out any
control or adjustment task on the supra-system for a successful development of the optimum
diagnostic system.
This supra-system has been experimentally tested and validated, confirming that it achieves the
proposed goals. The supra-system approach solves a practical industrial problem in the field of IMs
fault diagnosis area, especially in transient regime, where the generation of a conventional expert
diagnostic system must be manually customized for each specific motor structure.
The application of the supra-system approach to the design of IMs fault diagnostic systems
addressing other types of faults (bearings faults, eccentricity, etc.) is straightforward by using the fault
features of this types of fault which can be extracted with the same methods as those proposed in
this paper.
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Appendix A
Squirrel Cage Induction Motor Three-phase squirrel cage induction motor, star connection. Rated
characteristics: P = 1.5 kW, f = 50 Hz, U = 400 V, I = 3.25 A, n = 2860 rpm and cos ϕ = 0.85.
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Abstract: The developed torque with minimum oscillations is one of the difficulties faced when
designing drive systems. High ripple torque contents result in fluctuations and acoustic noise that
impact the life of a drive system. A multiphase machine can offer a better alternative to a conventional
three-phase machine in faulty situations by reducing the number of interruptions in industrial
operation. This paper proposes a unique fault-tolerant control strategy for a five-phase induction
motor. The paper considers a variable-voltage, variable-frequency control five-phase induction motor
in one- and two-phase open circuit faults. The four-phase and three-phase operation modes for
these faults are utilized with a modified voltage reference signal. The suggested remedial strategy
is the method for compensating a faulty open phase of the machine through a modified reference
signal. A modified voltage reference signal can be efficiently executed by a carrier-based pulse width
modulation (PWM) system. A test bench for the execution of the fault-tolerant control strategy of the
motor drive system is presented in detail along with the experimental results.
Keywords: five-phase machine; fault-tolerant control; induction motor; one phase open circuit fault
(1-Ph); adjacent two-phase open circuit fault (A2-Ph); volt-per-hertz control (scalar control)
1. Introduction
In electric drives and machines, a three-phase machine is the default implementation in industrial
applications. Emphasis should be placed on possibilities with more than a three-phase machine which
is difficult to achieve with conventional three-phase machines. The simple expansion of three-phase
drives to multiphase drives is not sufficient. It is highly important to investigate inventive employment
of the extra degrees of flexibility. Incorporation of more than three phases is advised to improve
performance. The advantages that can be achieved with the utilization of multiphase systems are
investigated in [1]. Numerous endeavors concluded that multiphase machines have some inherent
advantages such as higher reliability, higher frequency of torque pulsation with lower amplitude,
lower rotor harmonic current, reduction in current per phase without expanding the voltage per phase,
and less current ripple in the DC link [1–5].
Multiphase system reliability is most important in safety-critical applications, such as, electric
ships, compressors, pumps, electric aircraft, hybrid vehicles and marine applications. In recent high
power industrial applications, a multi-leg voltage source inverter (VSI) was used for multi-phase
induction motors for variable-voltage, variable-frequency control.
In many industrial applications, if open-circuit fault exists in any phase of three-phase machine,
it leads to considerably large torque oscillations. These oscillations are double the electrical line
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frequency, which may affect the shaft of the machine. For fault-tolerant control of three-phase machine
requires separate current control for remaining healthy phases by enabling the connection of motor
star point to the DC link midpoint [6]. Broad investigations have been accounted for open-circuit
fault-tolerant mode of operation for three-phase AC machines [7–14]. Increasing the number of phases
provides better sinusoidal Magneto Motive Force (MMF) distribution, which decreases torque ripples
and harmonic currents compared to three-phase machines [15,16]. A five-phase machine is superior
to a three-phase machine for fault-tolerant operation modes. When single-phase (1-Ph) or adjacent
double-phase (A2-Ph) open circuit faults occur, the machines can remain in operation using other
healthy phases without additional hardware and control [17–20].
A five-phase machine with the star-connected stator winding with no neutral connection can
work as a four-phase machine when a single-phase open circuit fault (1-Ph) occurs. Similarly, it works
as a three-phase machine when adjacent double phase open circuit faults (A2-Ph) occur. These faulty
conditions generate torque oscillations due to unbalanced rotating MMF present in the air gap [21].
Connecting a load neutral point to the DC link midpoint reduces the negative sequence MMF
component in the air gap and the oscillation without any additional control strategy.
Phase sequences are highly important when considering AC motors, as the production of the
torque via the sequential “rotation” of the applied five-phase power is responsible for the mechanical
rotation of the rotor. The frequency of positive-sequence is used to drive the rotor in the required
direction, whereas the frequency of negative-sequence operates motor in the opposite direction of the
rotation of the rotor. However, the frequency of the zero-sequence neither adds to nor detracts from
the torque of the rotor. Because of the distortion in the current, an excessive number of harmonics
of negative-sequence (5th, 11th, 17th and/or 23rd) is observed in the power, and if this power is
applied to a five-phase AC machine, it will result in deterioration of the performance as well as
possible overheating.
Many investigations have been accounted for the open-phase fault-tolerant operation of
multiphase induction machines [6,20,21], developed fault-tolerant control algorithm including
non-linearities of machine and converter in the modeling of open-phase fault drive system. The speed
control of five-phase induction motor by using finite-control set model-based predictive control for
fault-tolerant condition is introduced in [22]. The fundamental and third-harmonic component of
current is used as a fault-tolerant control technique for the excitation of healthy stator phases has been
proposed in [23]. The aim of this work is to represent reconfiguration of motor phase currents under
one-phase and two-phase open fault condition. This paper presents the implementation of a remedial
strategy to neutralize ripple in the torque and analyzed the motor-performance in four-phase and
three-phase modes of operation.
The contribution of this work is
i. Insight into the asymmetrical post-fault mode of operation and the remedial strategy
compensates the unbalanced rotating MMF present in the air gap of the machine by a modified
reference signal.
ii. The control strategy is emphasized on the reduction in torque oscillations and verified with
a reduction in unbalanced line current.
iii. By using volt-per-hertz (V/f) scalar control, a voltage compensation control algorithm is
developed in the dsPIC33EP256MU810 Digital Signal Controller.
iv. Pre-fault and post-fault mode of operation with fault remedial technique is experimentally
verified and discussed.
v. The method presented here enhances the continuity of the star-connected five-phase induction
motor in case of one-phase and two-phase open faults.
It is assumed that the stator winding is opened in a five-phase induction motor because of gate
failure of the inverter, i.e., an open switch condition.
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2. Fault-Tolerant Remedial Strategy of a Five-Phase System
The schematic arrangement for a five-leg inverter with an induction motor is represented in
Figure 1. The arrangement is composed of a five-phase voltage source inverter (VSI) with dc-link.
Based on the industrial application dc-link voltage (VDC) can be supplied through a DC source.
Five-phase motor drive system consists of phase shift of 72o symmetrical connection of the stator
windings and separate neutral connection (n) [24]. The switch S1 denotes a gate drive open fault,
and the switch S2 denotes the short-circuit device fault. It is not recommended to run the drive under
foresaid faulty conditions even though another device in the same leg of the inverter is in healthy
condition. The switch S3 is included in phase “a” to isolate the faulty leg in order to analyze the
continuous operation of drive in four-phase mode of operation under a healthy and open-phase fault
condition. Similarly, a gate drive open fault or switch short circuit fault in two adjacent or alternate
legs of the inverter, may cause a two-phase open fault. The two faulty legs should be isolated and
the drive runs in three-phase mode operation [22]. The modeling and performance of the five-phase
voltage source inverter with the five-phase induction machine in pre-fault and post-fault conditions is
briefly explained in section A, B, and C, respectively.
a b c
d
e
D ECBA
Van
S1
S2
S3
Figure 1. Five-phase system with 1-Ph fault.
2.1. Voltage Source Inverter
A five-phase drive for a machine can be obtained by developing a five-leg voltage source inverter
(VSI). The phase voltages of the motor with this inverter are signified in (1).
Lowercase alphabetical letters (a–e) represent the phase voltages and the inverter leg voltages are
represented by capital letters (A, B, C, D, E). Each switch conducts for 180◦, giving a ten-step mode
of operation.
The phase difference between two conducting switches in any sequential two phases is 720 [3,20].
For star-connected load phase-to-neutral voltages are obtained by determining the difference between
the voltage of the neutral point ‘n’ of the load and the negative point of the dc-bus ‘N’.
Vi = Vj + VnN (1)
where, i is {A, B, C, D, E} and j is {a, b, c, d, e}.
Since in a star-connected load the aggregate of phase voltages equals to zero and the sum of the
equations yields.
VnN =
1
5
× (VA + VB + VC + VD + VE) (2)
41
Electronics 2018, 7, 159
Replacing (2) into (1), the loads with phase-to-neutral voltages are as follows:
VnN = 15 × (VA + VB + VC + VD + VE)
Vb = 45 VB − 15 (VA + VC + VD + VE)
Vc = 45 VC − 15 (VA + VB + VD + VE)
Vd = 45 VD − 15 (VA + VB + VC + VE)
Ve = 45 VE − 15 (VE + VB + VC + VD)
⎫⎪⎪⎪⎪⎪⎪⎪⎪⎬⎪⎪⎪⎪⎪⎪⎪⎪⎭
(3)
The phase values of inverter-leg voltages are ±0.5VDC. For a fixed modulation index M and
dc-link voltage VDC, the fundamental inverter leg voltages analogous to a star-connected winding can
be given as [3,20].
VPh Star = M
VDC
2
× sin(ωst) (4)
2.2. Modeling of a Five-Phase Induction Motor
The five-phase induction motor is provided with an IGBT-based five-phase voltage source
converter (VSCs) drive system. A DC-link voltage is provided from a diode bridge rectifier,
which exclusively permits unidirectional power flow. The Clarke matrix for this particular case is:
T(θ) =
2
5
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
Cos θ Cos
(
θ − 2π5
)
Cos
(
θ − 4π5
)
Cos
(
θ + 4π5
)
Cos
(
θ + 2π5
)
Sin θ Sin
(
θ − 2π5
)
Sin
(
θ − 4π5
)
Sin
(
θ + 4π5
)
Sin
(
θ + 2π5
)
Cos θ Cos
(
θ + 4π5
)
Cos
(
θ − 2π5
)
Cos
(
θ + 2π5
)
Cos
(
θ − 4π5
)
Sin θ Sin
(
θ + 4π5
)
Sin
(
θ − 2π5
)
Sin
(
θ + 2π5
)
Cos
(
θ − 4π5
)
1
2
1
2
1
2
1
2
1
2
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(5)
[
ids iqs ixs iys ios
]t
= T(θ)[iasibs ics ids ies]
t (6)
Clark transformation is used to disintegrate the phase a, b, c, d, e variable into two subspaces,
the d-q, x-y and the zero variable components. The d-q subspaces are orthogonal to each other and
provide basic torque and flux production. In healthy operation, they can be independently controlled;
the x-y subspace is not coupled with the d-q subspace. In case of 1-Ph and A2-Ph open circuit faults,
the d-q and x-y components are coupled with each other. The mapping of the various harmonics with
the subspaces are as follows: order of the harmonics 10n ± 1 (where n = 1, 2, 3, 4 . . . ) are mapped
with the q-d subspace including the fundamental component while the order of the harmonics 5n ± 1
(n = 1, 3, 5, 7 . . . ) are mapped with the x-y subspace.
The mathematical modelling equations of the machine assuming sinusoidal distributed
symmetrical windings and linear flux path are represented below. Using vector space decomposition
phase voltage equations of the stator winding in a stationary reference frame [1] are,
Vqs = rsiqs +
d{Llsiqs+Lm(iqs+iqr)}
dt +ω{Llsids + Lm(ids + idr)}
Vds = rsids +
d{Llsids+Lm(ids+idr)}
dt −ω
{
Llsiqs + Lm
(
iqs + iqr
)}
Vxs = rsixs +
d(Llsixs)
dt
Vys = rsiys +
d(Llsiys)
dt
Vos = rsios +
d(Llsios)
dt
⎫⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎬⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎭
(7)
Since the neutral of the five-phase winding disconnected, zero-sequence currents i0 cannot flow
and are precluded from the investigation. The x-y currents are not connected with the rotor side,
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leaving only circulating currents which flow in the stator winding and create stator copper loss.
The production of torque is associated with the d-q subspace as in the case of three-phase. By using
Equation (7), the electromagnetic torque and machine’s rotor speed can be determined as follows.
Te =
5
2
p
2
Lm
(Llr + Lm)
(
λdriqs − λqrids
)
ωr =
∫ p
2J
(Te − TL) (8)
where,
λqr = Llsiqr + Lm
(
iqs + iqr
)
and λdr = Llsidr + Lm(ids + idr)
The five-phase machine drive works on normal/healthy operation with zero x-y currents.
The conventional variable-voltage, variable-frequency (V/f) controller is used to control the d-q
currents rotating in the positive reference frame apart from the faulty five-phase drive system required
to incorporate a controller to control the circulating x-y currents. The control scheme of V/f and the
equations of the d-q plane remain same as in three-phase machines.
2.3. Four-Phase and Three-Phase Modes of Operation
In the incident of an open-gate drive circuit and switch short circuit it is compulsory to
diagnose and isolate the faulty leg before the control strategy is reconstructed [24]. For the concept of
fault-tolerant control technique, suppose the induction motor carries regulated balanced five-phase
sinusoidal currents, which gives positive sequence rotating MMF.
ia = Im cos(ωet)
ib = Im cos
(
ωet − 2π5
)
ic = Im cos (ωet − 4π5 ) (9)
id = Im cos (ωet +
4π
5
)
ie = Im cos (ωet +
2π
5
)
By considering stator winding sinusoidal distribution, the stator current generates rotating MMF,
hence effective resultant rotating MMF is the summation of the MMFs generated by each of the five
phases. Under normal healthy operation, five-phase stator currents give balanced healthy positively
rotating MMF. The resultant MMF is specified by,
Fs =
5
2
NIm cos(ωet −φ)= ia + aib + a2ic + a3id + a4ie (10)
where, a = ej2π/5 and N is the active stator turns per phase with spatial angle denoted by Ø.
For “disturbance-free” operation during 1-Ph, A2-Ph, or A3-Ph open circuit faults, the winding
of themachine carries harmonic distributed currents. This current produces MMF that should be the
same as that in the healthy condition. For example, if phase “a” is isolated due to an open gate drive
fault or device fault or machine windings fault, a rotating positive forward field is feasible by setting
ia, equal to zero, Equation (10) becomes,
5
2
NIm cos(ωet −∅) = ai′b + a2i′c + a3i′d + a4i′e (11)
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By separating real and imaginary terms of the Equation
5
Im
2
cos(ωt) = cos
(
2π
5
)(
i′b + i
′
e
)
+ cos
(
4π
5
)(
i′c + i′d
)
5
Im
2
sin(ωt) = sin
(
2π
5
)(
i′b − i′e
)
+ sin
(
4π
5
)(
i′c − i′d
)
(11a)
To find a solution by assuming that each winding has the same current magnitude, so that
i′b = −i′d and i′c = −i′e (11b)
which gives the currents in the remaining phases are
i′b =
5im
4(sin 2π5 )
2 cos
(
ωt − π5
)
= 1.382Im cos (ωt − π5 )
i′c = 5im4(sin 2π5 )
2 cos
(
ωt − 4π5
)
= 1.382Im cos (ωt − 4π5 )
i′d =
5im
4(sin 2π5 )
2 cos
(
ωt + 4π5
)
= 1.382Im cos
(
ωt + 4π5
)
i′e = 5im4(sin 2π5 )
2 cos
(
ωt + π5
)
= 1.382Im cos
(
ωt + π5
)
⎫⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎬⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎭
(12)
With the modified stator currents, d-q currents get modified which gives the electromagnetic torque,
T′e =
5
2
p
2
Lm
(Llr + Lm)
(
λ′dri
′
qs − λ′qri′ds
)
(12a)
To clarify this, by assuming phase “a” is isolated, the resultant rotating MMF produced by the
stator winding currents will be composed of a negative-sequence component and a positive-sequence
component. The remaining phase currents are expressed in such a way that there is only forward
rotating MMF [13]. Hence, if any phase is open-circuited, “disturbance-free” control is possible
with the modification of adjacent phases. If phase “a” is an open phase “b” advanced by 360 and
phase “c” is retarded by 360. Figure 2b shows the phasor relationships before and after phase “a” is
suddenly open-circuited.
However, due to the open circuit fault coupled d-q and x-y current components, the x-y currents
cannot be zero. Because the d-q currents remain unchanged, it is necessary to maintain a forward
rotating MMF and smooth post-fault operation (Figure 2b) [3]. By using the Clark transformation,
“x” current is equal to the “d” current with the negative value: ix = −id and it is possible to remove the
“x” component by using (12). If two adjacent phases open i.e., “a” and “b” as shown in Figure 2c,d,
then the equation with real and imaginary terms of,
5
2
NIm cos(ωet −∅) = a2i′′c + a3i′′d + a4i′′e (13)
With the assumption is that no neutral connection is required
i′′c + i
′′
d + i
′′
e = 0 (14)
Solving Equations (13) and (14)
i′e =
5im
4(sin 2π5 )
2 cos
(
ωt +
π
5
)
= 1.382Im cos
(
ωt +
π
5
)
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i′′d =
5Im cos (π5 )
2
(sin 2π5 )
2 cos
(
ωt +
4π
5
)
= 3.618Im cos (ωt +
4π
5
)
i′′e =
5Im cos
(
π
5
)
2(sin 2π5 )
2 cos (ωt) = 2.236Im cos (ωt) (15)
Similarly with modified stator currents under two adjacent open-phase fault, d-q currents get
modified which gives the electromagnetic torque,
T′′e =
5
2
p
2
Lm
(Llr + Lm)
(
λ
′′
dri
′′
qs − λ′′qri′′ds
)
(15a)
If three phases are open circuited i.e., “a”, “b” and “c”, for remedial strategy and disturbance-
free operation the motor neutral must be connected to the dc mid-point so that remaining two phase
currents can be individually controlled.
 
        (a)                                               (b) 
      (c)                                            (d) 
Figure 2. (a) five-phase system with 1-Ph circuit fault; (b) vector reconfiguration during 1-Ph open
fault; (c) five-phase system with A2-Ph open circuit fault; (d) vector reconfiguration during A2-Ph open
circuit fault.
3. Description of Fault-Tolerant Control Strategy
The general block diagram of a volt/Hz controlled power circuit of a five-phase induction motor
drive is shown in Figure 3, which is in the fault mode condition. In most drives, conventional scalar
control is used. Hence, the conventional scalar control method for fault-tolerant control strategy is
represented. In conventional scalar control, reference signals are given to the pulse-width modulator
which operates based on the common speed reference. Generation of these reference signals is as
follows. V/f block is multiplied by the reference frequency (ω).
Generally, this is a fixed value depending on the rating of frequency and voltage of the machine.
Five sinusoidal reference signals, vref a, vref b, vref c, vref d and vref e are the outputs of this block.
These reference signals have an appropriate magnitude and operating frequency with a phase shift of
72◦ (Refer Figure 2b). These reference signals are fed to the modulator, which depends on the operating
speed of the machine. In a modulator using a comparator, the reference signal and a saw-tooth signal
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are compared. The frequency of the saw-tooth signal is equal to the required switching frequency.
The reference signal changes either at the healthy condition or at a faulty four-phase or three-phase
modes of operation with the reference operating speed.
The cause of a negative-sequence component in the distorted stator current is due to the
disconnection of a faulty phase in the motor winding. Accordingly, the negative-sequence current
appears in the x-y component, which gives MMF in the negative sequence reference frame [13].
The proposed control strategy will try to reduce this x-y component to zero or a minimum. The output
signal of the control strategy is the modified reference signal (refer Equations (12) and (13)), which is
generated by using a standard constant V/f (scalar) control system. The resultant modified signal
is then given to the modulator to get the proper switching pattern. In the healthy condition the
modified reference signal making the negative-sequence component zero results in balanced five-phase
line currents which are equal in peak values with a phase shift of 72◦. If a 1-Ph open fault occurs,
the remaining four active phase currents are rearranged by the controller so that they are equal in peak
and have a phase shift of 72◦, 108◦, 72◦ and 108◦, which cause only clockwise (i.e., positive-sequence)
rotating MMF (refer to Equation (12)).
Figure 3. Block diagram of fault-tolerant control strategy.
This can be described as a virtual four-phase connected winding, with phase “a” isolated (refer to
Figure 2a). The equivalent active four-phase currents of phase-b, c, d, e in the stator winding are equal
in peak value (magnitude) with each other and a phase shift equal to 72◦, 108◦, 72◦ and 108◦ between
them (refer to Figure 2b). Hence by keeping the position of vector “c” and “d” as it is and moving
phase “b” vector in advance by 360 and phase “c” is retarded by 360 modified the switching pattern.
In a similar manner with two-phase “a” and “b” isolated, the other two active currents of phases “c”
and “e” in the stator winding are the same in magnitude. The magnitude of phase “d” current is 1.62
time of magnitude of other two currents. By keeping the position of vector “c” and “d” as it is and
moving phase “e” vector at the position of “a” modified the switching pattern for two-phase open.
(Refer to Figure 2c,d).
In a practical case, if a gate driver open circuit fault or switched short-circuit fault is occurring
then it is recommended to disconnect the power lines of the inverter. Isolation switches are inserted in
between inverter power lines and motor for laboratory experimentation. The current sensor is used to
measure the line current. If the summation of all measured current is zero, then the induction motor
drive is working in healthy condition. The opening of particular phase can be done using isolation
switch for single phase or two phase open fault. Hence, phase current in specific phase becomes zero.
Now summation of other phase currents are no longer being zero identifies the faulty condition. Also,
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it can be seen that due to an open-circuit fault, torque control is lost, i.e., torque is oscillating which
oscillates the speed. Hence in V/f control, the speed control loop gets weak and oscillation in torque.
By checking each current with zero detects particular phase open fault. Proposed control logic
provides the switching pattern to the adjacent phases of the specific open phase. Similarly, by checking
adjacent current with zero gives an idea about adjacent phase open fault. For this, the proposed control
logic is used to get the switching pattern for remaining three phases of the inverter. Accordingly,
the proposed new fault-tolerant control strategy decide required switching pattern for four-phase and
three-phase modes of operation in V/f control technique. The complete control logic is shown in the
flowchart of Figure 4.
 
Figure 4. Flow-chart of fault-tolerant control strategy.
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4. Experimental Results
4.1. Test Experimental Setup
To investigate the performance of the proposed fault-tolerant control technique, the drive
comprises a 1 Hp five-phaseinduction squirrel cage symmetrically distributed induction motor.
It has rs = 0.499 Ω, Lls = 2.7 mH, rr = 0.926 Ω, Llr =2.7 mH, Lm = 223mH, P = 2 and rotor inertia
(J) = 0.047 kg-m2.
The motor was designed so that it can be configured either as a star, pentagon or pentacle-
connected stator [19]. The motor is composed of 40 stator slots with closed rotor bars. The five-phase
induction machine is provided by an IGBT-based two-level five-phase inverter (Fairchild, Sunnyvale,
CA, USA). The machine is driven in normal/healthy operation with modified reference signal
controlled by a variable-voltage, variable-frequency (V/f) controller Vdc = 300 V (refer to Figure 5).
Figure 5. Experimental setup.
The control circuit of the drive is performed by dsPIC33EP256MU810 Digital Signal Controller,
of MICROCHIP (MICROCHIP, Chandler, AZ, USA). This controller has 83 I/O pins, 12 PWM outputs,
2 ADC modules with 32 channels which are useful for motor-control applications. Code Composer
Studio software (Version 7, Texas Instruments, Dallas, TX, USA) is used for programming of control
unit. It is capable of simultaneously controlling two two-level three-phase inverters. A two-level,
five-phase inverter requires only 10 gate signals; hence, PWM output signals can be directly given to
the gate driver circuit of the five-phase inverter (Micrel, San Jose, CA, USA). Five hall-effect current
sensors (LEM, Geneva, Switzerland) are used to measure the line current. The main processor has the
fault-tolerant control technique. The PWM switching frequency was set to 10 kHz.
4.2. Experimental Results
The fault-tolerant strategy described in Section 3 is experimentally performed in the laboratory
and results are shown in Figures 5–7. The load condition was at one fourth, i.e., 2 Nm, 50 Hz. This is
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because while doing experimentation the motor will be under loaded during the fault conditions, i.e.,
four-phase and three-phase modes of operation.
The motor-drive performance with line current, torque and circulating d-q current is indicated in
these figures. For the healthy and faulty conditions, Figures 6–8 with a,b and d show the results of 1-Ph
and A2-Ph open circuit faults without a control strategy. Figures 6–8 with c, e show when a control
strategy was introduced. The experimental test results of line current for the 1-Ph open circuit fault are
illustrated in Figure 6b,c) without and with a control strategy, respectively. Similarly, the line current
waveform for the A2-Ph open circuit fault is represented in Figure 6d,e without and with a control
strategy, respectively.
 
(a) Line current in amp (Scale: 1 A/div, 10 ms/div) 
 
(b) Line current in amp (Scale: 1 A/div, 10 ms/div) 
 
(c) Line current in amp (Scale: 500 mA/div, 10 ms/div) 
Figure 6. Cont.
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(d) Line current in amp (Scale: 1 A/div, 10 ms/div) 
 
(e) Line current in amp (Scale: 500 mA/div, 10 ms/div) 
Figure 6. Line current at (a) Healthy operation; (b) 1-Ph open circuit fault without control strategy;
(c) 1-Ph open circuit fault with control strategy; (d) A2-Ph open circuit fault without control strategy;
(e) A2-Ph open circuit fault with control strategy.
Unequal increase in the peak value of the line currents at any instant is due to one of the phases
being disconnected. This increases the negative sequence component of the current. This control
strategy maintained the equal magnitude of the active current and phase displacement which ensured
that the torque pulsation was reduced (As shown in Figure 7c,e). Additionally, the current reduces
the negative sequence component. The capability of this control strategy is verified by analyzing the
unbalanced line current with balanced line current for both the cases of open phase fault (as shown in
Figure 6). The line current obtained from the experiment for the four-phase and three-phase modes
of operation with a deactivated control strategy is represented in Figure 6b,d. For the case of the
activated control strategy, the line current waveforms are represented in Figure 6c,e. The effectiveness
of this controller shows in the reduced magnitude of the line current with properly balanced current,
which remarkably enhances the quality of the output torque of the five-phase machine.
Induction motor torque profile during the transition of a five-phase healthy mode to the four-phase
and three-phase faulty modes of operation is represented in Figure 7. These figures show the
effectiveness of this fault-tolerant method and corresponding quality of the fault control strategy,
which maintains the quality of the motor’s torque under faulty conditions. The motor output torque
waveforms with control strategy deactivated for 1-Ph and A2-Ph faults is shown in Figure 7b,d.
The motor output torque waveforms with control strategy activated is shown in Figure 7c,e. The torque
pulsation is of approximately 3 N-m, while the developed torque is 2 N-m when this control strategy
was not used at the steady-state condition. The torque pulsation decreased to less than 2.5 N-m when
the control strategy was introduced, as shown in Figure 7c,e. Since for smooth post-fault operation,
the MMF remains unchanged, the d-q currents describe nearly a circle as in healthy operation has
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shown Figure 8a. In contrast, currents cannot be circular, as shown in Figure 8b,c. The use of the
control strategy current makes a near circular current as in the case of Figure 8d.
1
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Time  
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Figure 7. Torque (N-m) under (a) Healthy operation; (b) 1-Ph open circuit fault without control strategy;
(c) 1-Ph open circuit fault with control strategy; (d) A2-Ph open circuit fault without control strategy;
(e) A2-Ph open circuit fault with control strategy.
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Figure 8. Cont.
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(e) 
Figure 8. d-q current in amp (both the scale is in amperes) under (a) Healthy operation; (b) 1-Ph open
circuit fault without control strategy; (c) A2-Ph open circuit fault without control strategy; (d) 1-Ph
open circuit fault with control strategy; (e) A2-Ph open circuit fault with control strategy.
5. Conclusions
The theoretical and conceptual background of a new control technique validated with
experimental results is presented here. The control technique enables the four-phase and three-phase
operation modes of a star-connected induction motor. The experimental results show that a five-phase
induction motor drive supplied by a faulty five-phase voltage source inverter can be successfully
operated in the four-phase operation mode when 1-Ph open circuit fault occurs, and can be operated
in the three-phase operation mode when an A2-Ph open circuit fault occurs. Smoothly controlling the
speed of the machine using V/f control, improves the reliability control. The machine performance
in the four-phase and three-phase operations was thoroughly analyzed. It shows that the current
in the remaining active phases is independently controlled and can produce a positive-sequence
rotating MMF component. The proposed controller is able to remarkably reduce the torque pulsations.
The available torque in the four-phase and three-phase operation modes is considerably smaller than
that of the five-phase drive in the healthy condition. This control strategy is suitable for a drive in
steady state operation (or slow acceleration/deceleration, such as transportation drives) with minimum
losses in the stator winding. Furthermore, the torque capacity can be enhanced by over-designing the
power circuit and control strategy.
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Abstract: The battery is the most ideal power source of the twenty-first century, and has a bright future
in many applications, such as portable consumer electronics, electric vehicles (EVs), military and
aerospace systems, and power storage for renewable energy sources, because of its many advantages
that make it the most promising technology. EVs are viewed as one of the novel solutions to land
transport systems, as they reduce overdependence on fossil energy. With the current growth of EVs,
it calls for innovative ways of supplementing EVs power, as overdependence on electric power may
add to expensive loads on the power grid. However lithium-ion batteries (LIBs) for EVs have high
capacity, and large serial/parallel numbers, when coupled with problems like safety, durability,
uniformity, and cost imposes limitations on the wide application of lithium-ion batteries in EVs.
These LIBs face a major challenge of battery life, which research has shown can be extended by
cell balancing. The common areas under which these batteries operate with safety and reliability
require the effective control and management of battery health systems. A great deal of research
is being carried out to see that this technology does not lead to failure in the applications, as its
failure may lead to catastrophes or lessen performance. This paper, through an analytical review
of the literature, gives a brief introduction to battery management system (BMS), opportunities,
and challenges, and provides a future research agenda on battery health management. With issues
raised in this review paper, further exploration is essential.
Keywords: lithium-ion batteries; electric vehicles; battery management system; electric power
1. Introduction
Lithium-ion batteries (LIBs) are one of the most promising technologies due to advantages like
high efficiency, lower volume, small weight, temperature sensitivity, and maintenance [1–3]. They are
the most ideal power source of the twenty-first century and have a bright future in many applications,
such as portable electronic devices, electric vehicles (EVs) [4], aerospace systems, and power storage for
renewable energy sources, like solar and wind turbines. However, there are many shortfalls, such as
lack of safety, fragility, and aging, which may restrict the extensive use of LIBs. The consequences
of battery failure can lead to catastrophes and inconveniences, which have turned to be popular and
challenging issues [5], as reliability of LIBs is yet to be improved. However, determining the remaining
useful life (RUL) of LIBs can aid to some level in curbing this problem [6,7].
There are many different techniques proposed in the literature that capture these crucial
parameters to determine the battery state, to ensure that the battery delivers its specified output
while optimizing the charge/discharge processes, and must be communicated to on-board systems.
The battery management system (BMS) plays a significant role in the prediction of RUL for LIBs, as it
acts as a connector between the battery and the EVs. The main goal of the BMS is three-fold: to protect
the battery system from damage by detecting malfunctions, such as overcharge, excessive rise in
Electronics 2018, 7, 72; doi:10.3390/electronics7050072 www.mdpi.com/journal/electronics55
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temperature, and electric leak; to predict and increase the battery life; and to maintain the battery
system in an accurate and reliable operational condition [8,9]. The BMS is a combination of sensors,
controllers, communication, and computation hardware, with software algorithms designed to decide
the maximum charge/discharge current and duration from the estimation of state-of-charge (SOC)
and state-of-health (SOH) of the battery pack [10]. From this definition BMS performs the two main
roles of monitoring the battery to determine information, such as SOH, SOC, and RUL, as well as to
operate the battery in a safe, efficient, and non-damaging way [11–13].
In many industrial applications that make use of LIBs as one of the main power sources,
the BMS has proven useful. The BMS contains a set of activities that monitor and perform SOH,
SOC, state-of-life (SOL), end-of-life (EOL), and state-of-power (SOP) estimation throughout the
battery’s entire life, and make a suitable decision to predict RUL. Thus, the BMS for LIBs is a decision
process to intelligently perform maintenance, logistics, and system configuration activities on the
basis of diagnostic and/or prognostics with the aim of producing actionable information to enable
timely decisions [14] on maintenance optimization support, and reduce the costs of maintenance [7].
The BMS, therefore, implements state monitoring and evaluation, charge control, and cell balancing
functionalities in order to maintain the safety and reliability of batteries [15]. Failure to perform
these functionalities can result in battery failure, which can lead to reduced performance, operational
impairment, and even catastrophic failure [16], making the performance of accurate prediction of
RUL essential. RUL has attracted a great deal of interest from researchers and funding agencies
around the world to mitigate the challenges associated with LIB use, in many high-impact applications,
while protecting the environment.
There is a growing increase of EVs according to Bruen et al. [17], dependent on LIBs due to their
numerous advantages, as compared to other batteries. This is further accelerated with the climate
change concerns having a focus on a spotlight to EVs, and LIBs are believed to be the future to
widespread EV adoption. However EVs are also faced with a number of drawbacks, as illustrated in
Table 1, although technology is advancing fast to curb these challenges.
Table 1. Advantages and disadvantages of EVs from selected review papers.
Advantages Disadvantages
- Highly efficient - Electricity storage is still expensive
- Reduced emissions - Battery charging is time consuming
- High performance and low maintenance - Primary resource depletion for some elements
of the LIB
- Very responsive and have very good torque - Range anxiety
- EV motors are quiet and smooth - Battery degradation costs
- Are more digitally connected than conventional vehicles
- Sufficient public charging infrastructure is
still lacking
- Simplified powertrain - Causes indirect pollution
- Low electricity consumption - Lacks the power to accelerate and climb quickly
- Good acceleration - Are heavy due to overloaded batteries
- Can be charged overnight on low cost electricity
produces by any type of power station,
including renewables
(Source: [11,18–28]).
The BMS contains a portion responsible to monitor and control the SOH of a battery pack,
and it is also referred to as the battery health management system (BHMS). However, according to
Saha et al. [29], the BMS is a hardware designed to be a low-cost analog-to-digital data acquisition
system. This hardware has three components: the signal conditioning board, the data acquisition
board, and the embedded processor board. However, the BMS’ main function is to monitor, control,
and report the SOH of a battery. This review work will be a comprehensive collation of existing
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prognostic methods, and will provide convenience and inspiration for scholars to study and conduct
further research. This review paper is organized into five sections. Section 2 talks about the BMS.
Section 3 is about opportunities and challenges with respect to battery health and prognostics. Finally,
Section 4 is about the critical future battery prognostic research work, and the conclusion are provided
in Section 5.
2. Health Management Systems for Batteries
There is continuous increase in EV stock, but annual growth rates have been reducing consistently
since 2011. In 2016 the EV stock growth was 59%, down from 76% in 2015, and 84% in 2014, but statistics
shows that battery electric vehicles (BEVs) still account for the majority of the electric car stock, at
60%, as per the “Global EV Outlook 2017: Two Million and Counting” report [30]. According to this
report the number of EVs increased from the previous report of a projection of one million EVs in 2016,
to two million, projected in 2017. This trend shows that the number of EVs has been doubling over the
years and this will put more pressure in the demand for LIBs, which has proved to be the main source
of efficient power.
The current trend clearly demonstrates that with proper a BMS the number of BEVs will continue
to rise, and LIBs are the main source of energy. This is because there are many aspects of the reliability
process, such as requirement analysis, modelling and simulation, control strategy research, and online
hardware testing of developing a BMS which requires a model to identify the characteristics of
LIBs [31]. In recent years, a tremendous growth in sales of battery electric cars has been experienced
and this puts more pressure on the battery technology. Table 2 shows the battery electric car stock by
country, 2005–2016.
Table 2. Battery electric car stock by country, 2005–2016 (thousands).
2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016
Canada 0.22 0.84 2.48 5.31 9.69 14.91
China 0.48 1.57 6.32 15.96 30.57 79.48 226.19 483.19
France 0.01 0.01 0.01 0.01 0.12 0.30 2.93 8.60 17.38 27.94 45.21 66.97
Germany 0.02 0.02 0.02 0.09 0.10 0.25 1.65 3.86 9.18 17.52 29.60 40.92
India 0.37 0.53 0.88 1.33 2.76 2.95 3.35 4.35 4.80
Japan 1.08 3.52 16.13 29.60 44.35 60.46 70.93 86.39
Korea 0.06 0.34 0.85 1.45 2.76 5.67 10.77
Netherlands 0.01 0.15 0.27 1.12 1.91 4.16 6.83 9.37 13.11
Norway 0.01 0.26 0.40 3.35 5.38 9.55 19.68 41.80 72.04 98.88
Sweden 0.18 0.45 0.88 2.12 5.08 8.03
United Kingdom 0.22 0.55 1.00 1.22 1.40 1.65 2.87 4.57 7.25 14.06 20.95 31.46
United States 1.12 1.12 1.12 2.58 2.58 3.77 13.52 28.17 75.86 139.28 210.33 297.06
Others 0.64 0.80 3.17 5.83 10.60 19.43 36.20 52.41
Total 1.37 1.70 2.16 4.54 7.48 16.42 55.16 112.95 226.79 420.34 745.61 1208.90
(Source: Global EV Outlook 2017 report: two million and counting [30]).
Due to the promising growth in sales of battery-powered cars, there is an increased research
interest towards the BMS of LIBs. This is attributed to the need of models and technologies for accurate
estimation of a battery’s RUL for different high-impact applications, including mobility applications
in EVs [32]. Additionally, LIBs are the most promising power source for EVs due to their numerous
benefits, like being lightweight, their high energy density, and relatively low self-discharge compared to
nickel-cadmium (NI-cad) and NiMH batteries [33,34]. Battery health management and RUL estimation
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are performed in order to ascertain the current and previous battery states and to predict the future
state and RUL.
The BMS is a hardware and software system that is in charge of battery protection and SOH, SOC,
and state-of-function (SOF) estimation [6,35]. The key performance parameters tradeoffs, like safety,
life span, performance, charging time, and cost, are managed by the BMS. Among those, an accurate
quantification of the battery state is one of the most critical tasks for the BMS, along with the task of
supervising lithium-ion cells when they are used in large battery packs [10]. In LIB systems, the BMS
is used to maintain safety specifications of the battery system by ensuring that each cell is equally
charged and voltage balance exists in the battery pack [36]. This means that a reliable BMS is crucial;
otherwise the LIBs can move into the danger zone below the threshold area, which can be catastrophic,
or lead to reduced performance.
2.1. Battery Terminologies
RUL: RUL is the remaining time or number of load cycles that the battery has during which it will
be able to meet its operating requirements [6,7,37], or it is simply the length of time from the present
time to the end of life [38]. RUL has attracted major emphasis in research and manufacturing vehicles’
BMS so as to meet the requirement of reduced costs, increased accuracy and reliability, and avoidance
of catastrophic failure. RUL can be computed as:
RUL = Tf − Tc (1)
where Tf is a random variable of time of failure when degradation is detected, and TC is the current
time when the predicted signal passes the failure time with some confidence to show uncertainty of the
prediction [14]. The different sources of uncertainty, however, must be propagated together with the
confidence of prediction and RUL estimation, since inherent uncertainties of the degradation process,
measurements, environmental/operational conditions, and modeling errors exist.
SOC: SOC represents the available capacity and is one of the most important states that needs
to be monitored to optimize the performance and extend the lifetime of the batteries [6]. The battery
SOC is an expression of the present battery capacity as a percentage of the maximum capacity. SOC is
estimated according to such conditions as working current, temperature, and voltage [39]. The SOC is
generally calculated using the current integration to determine the change in battery capacity over
time. If we consider a completely discharged battery, with Ib(τ) as the charging current, the charge
delivered to the battery is
t∫
t0
Ib(τ)dτ. The SOC of the battery is simply expressed as:
SOC(t) =
t∫
t0
Ib(τ)dτ
Q0
× 100% (2)
as the charging current, the charge where Q0 is the battery capacity at time t. According to Saxena et al. [40]
estimation of SOC is, by far, the most popular approach where charge counting or current integration
is used in different ways to estimate battery capacity. This makes SOC estimation the most important
approach in battery management since it represents the available battery capacity, which enables
performance optimization and extension of battery lifetime [6]. BMS prevents the battery from
discharging below a certain SOC and charging when it is full [41]. From specifications of EV batteries,
as shown in Table 3, the safety range for charging and discharging is about −20 ◦C to 60 ◦C.
DOD: The depth-of-discharge (DOD) is the percentage (%) of the battery capacity that has been
discharged, expressed as a percentage of maximum capacity. A discharge of at least 80% DOD [42],
is referred to as deep discharge, and many studies assume a fixed cycle lifetime. This is a strong
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simplification of reality as a traction battery will not be fully discharged every single time until the
allowed minimum SOC of 20%. The battery DOD is given by the equation:
DOD(t) = 1 − SOC(t) =
Q0 −
t∫
0
Ib(τ)dτ
Q0
× 100% (3)
It is common that when the DOD is higher the shorter the cycle life. To achieve this higher cycle
life, a larger battery can be used for a lower DOD during normal operations [10].
SOH: The SOH is a function of depth-of-charge, and is defined as the ratio of the maximum charge
capacity of an aged battery to the maximum charge capacity when the battery is new [10]. The indicator
that the battery capability to store energy is deteriorating, and decreases over the battery lifetime,
is the measured SOH [6]. The BMS of EVs ensures that the battery cells charge within the safety ranges.
SOH is tracked by measuring the internal resistance, since the internal resistance increases as the
capacity increases. The SOH is computed as:
SOH =
Qact
QR
× 100% (4)
where QR is the rated capacity and Qact is the actual battery capacity.
EOL: Prognostics are focused on predicting when a fault, damage, or wear of a component,
subsystem, or system will progress to a point that is deemed unsafe, or which a system will not
function as specified [43,44]. This time point is called EOL, and the time remaining until that point is
reached is known as RUL [45]. At the EOL the system value of performance is deemed to be unreliable,
or can lead to failure of the EVs. When the battery usage cycle reaches the EOL, the prediction accuracy
increases, and prediction variance gradually decreases [32].
Table 3. Specifications of EVs LIB.
Energy density (W/Kg) 72 to 200 (chargeable electric energy per weight of battery pack)
Nominal voltage 3.7 V
Power density 1800 (proportion of dischargeable electric energy to charged energy)
Overcharge tolerance Very low
Cycle life 500 to 1000 (Number of charge/discharge cycles in battery’s entire life)
Operating rate of temperature −20 ◦C to 60 ◦C
Energy efficiency 85 to 98%
Energy cost 500–2500 $/kWh
Lifetime 5 to 15 years
Limitation High energy cost/safety
(Source: [46,47]).
EOD: End-of-discharge (EOD) is the reading of the lower battery capacity that is occasioned by
the energy loss that occurs inside the battery, and a drop in the voltage that causes the battery to reach
the low-end voltage cut-off sooner. EOD means the battery is empty under discharge, and that the
SOC should be 0%. It can be an absolute voltage level or a variable which is compensated by loading.
The prediction of EOD times for a battery has been investigated recently, to predict the time when
a predefined cut-off threshold voltage is reached and the power source is no longer available [40],
thus indicating that the battery pack has run out of charge [29].
2.2. Architecture of the BMS
The architecture of the BMS comprises both the hardware and software parts. This system is built
to control the operational conditions of the battery to prolong its life, guarantee its safety, and provide
an accurate estimation of different states of the battery for the energy management modules [6] at
all battery states, whether it is in use or not, during charging/discharging. Consequently, the BMS
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improves battery security, reliability, and prevents overshooting and overcharge, while optimizing
the performance of EVs. To meet this, the hardware architecture of the BMS for LIBs comprises six
components, namely: cell monitoring (e.g., temperature, charge/discharge monitoring); passive/active
cell balancing; current measurement; contactor and interlock control and monitoring; isolation
monitoring; and communication interfaces to peripherals and the environment [13]. The software
structure of the BMS consists of four functionalities to aid in state determination, power capability
prediction, load balancing, and safety monitoring [2]. All of these tasks are run by the BMS controller,
which also extracts high-level battery pack information from the individual cell within the pack,
and serves as an interface between the battery pack and the vehicle system controller [48].
2.3. Stages of Performing BMS
In relation to battery management, the functional tree of a state-of-the-art BMS for large lithium-ion
battery packs, as shown in Figure 1, consists of five main stages. Each phase performs a unique task
from each other, but in a coordinated way to guarantee the overall objective of performing an efficient
management of battery health. There are five main stages of performing BMS: condition monitoring,
hazard protection, charge/discharge management, diagnosis, and data management and assessment,
as explained below. Freischer et al. [49] captured all of these main stages, as shown in Figure 1,
in their functional tree of a state-of-the-art BMS for large LIB packs. As a tree with one stem, but many
branches and leaves, battery management contains five components, as shown in the functional
state-of-the-art BMS for large LIB packs, but these components are broken down into smaller units.
It starts with monitoring the battery conditions and extends to data management, which aids the
decision-making process about the batteries. The batteries’ overall state can reflect the kind of action to
be taken, which includes regular maintenance checks. Any BMS product chosen must provide most of
the functions identified in the functional tree in Figure 1.
2.3.1. Condition Monitoring
The BMS’s first main function is to monitor measurable states of the battery, like pack voltage
and current, cell voltage, temperature, isolation, and interlocks [50]. Data from battery states are
collected at regular intervals through a procedure of monitoring carefully-selected physical parameters,
which indicate the health condition or state of the equipment under given profiles [14]. The battery
conditions can be influenced by both internal and external parameters, like temperature and vibrations.
The literature shows that vibration load and temperature influences performance of LIBs, leading to
a significant decrease in cell capacity, and deterioration inconsistencies [51]. Whenever any abnormal
conditions, such as over-voltage or overheating, are detected, the BMS should notify the user and
execute the preset correction procedure. In addition to these functions, the BMS also monitors the
system temperature to provide a better power consumption scheme, and communicates with individual
components and operators [15].
2.3.2. Hazard Protection
The battery is protected against hazards by first defining the system settings which can predict
events that are hazardous. The hazards can be as a result of undercharge, overcharge [9], rise in
temperature, and other unforeseen factors. The BMS monitors the battery state and the obtainable
measurement data can be used to detect or predict these events, which are either internal or external.
Timely response to hazardous events can be achieved through running of fault tolerance routines,
cooling/heating management, interlock loop management, and external communication. The BMS
should contain accurate algorithms to measure and estimate the functional status of the battery and, at
the same time, be equipped with state-of-the-art mechanisms to protect the battery from hazardous and
inefficient operating conditions [50]. Therefore, it is of importance to identify and quantify substances
being released from the battery during tests representing misuse and abuse events, and to ensure that
the amounts released are not hazardous to vehicle occupants and first aid responders [52].
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2.3.3. Charge/Discharge Management
The requirements of electrified vehicles brought up the challenge in the charge/discharge
rate, making battery degradation during charge/discharge optimization extremely important.
The charge/discharge starts when the demanded power crosses the threshold, and is evaluated
per unit time, and according to [53] cell balancing equalizes the voltage on each cell of the battery
pack. This constitutes three major sub-functions for current control, energy management, and battery
balancing. The current path is controlled by employing passive protection devices, or by turning
on/off active switches between the pack and load/charger, between modules, and running of
a pre-charge sequence. On performing energy management the charger current is controlled, as well as
opening/closing the charge-enable loop, and sets the dynamic power of current limits. At the same
time battery balancing is achieved through active/passive balancing to equalize the states of cell charge.
Since the main energy source of EVs is the battery, it is very crucial to have proper battery protection
during charge and discharge. More so, when the EVs are travelling long distances, it is proper to predict
the remaining driving distance, as this usually involves discharge of up to 80% or more. Consequently,
if batteries are discharged in brine, their initial voltage will be above the electrolysis voltage of water,
and hydrogen gas will be produced, thus requiring ventilation to avoid an explosion. If discharged by
a resistor the current must be kept low enough so that the batteries do not overheat [54].
2.3.4. Diagnosis
Battery health diagnosis is the process of monitoring the underlying degradation to be able to
track the actual performance and take countermeasures if developing faults occur [55]. In this phase the
battery states are mainly estimated or predicted based on capacity, cell temperature, charge/discharge
time, impedance, and power. This diagnostic mode helps to determine or predict the RUL or to observe
safe and reliable battery operation while aging. The diagnosis contains functions to estimate and
predict battery states. Therefore, information is used, on the one hand, to observe the safe operation
of the battery while aging and, on the other hand, to perform complex algorithms, e.g., for a range
estimation in EVs [2]. When a component suddenly fails and the system cannot perform its functions,
maintenance actions are automatically carried out to restore the system to working order [56]. Various
techniques, such as electrochemical impedance spectroscopy, slow rate cyclic voltammetry, differential
thermal voltammetry, incremental capacity (IC) and differential voltage (DV) could identify and
quantify degradation modes in real-time applications and could be suitable for implementation within
the BMS [57].
2.3.5. Data Management and Assessment
Data are important sources of information to build prognostics models, but accuracy of prognostics
suffers from inherent data uncertainties. This is attributed to factors, like lack of sufficient data,
sensor noise, and unknown environmental and operating conditions, together with engineering
variations [14]. Thus, the battery system data are managed in order to make decisions or take actions
which can deter system failures or which can lead to catastrophes. This is achieved by internal or
external communication that involves human and machine. The algorithm that performs all the tasks
is shown in Figure 2.
There are various indirect methods that propose connecting the measured battery parameters
(voltage, current, and temperature) with the battery SOC employing a battery model. A high-fidelity
battery model is required to capture the characteristics of the real-life battery and predict its behavior
under a wide variety of conditions. In the BMS state estimation algorithm, using the parameters as
model inputs, the model can be used to calculate the SOC, and other states of the battery [6] and,
therefore, determines the battery’s more critical states [58]. A great deal of research is being done to
improve the performance of estimation algorithms, as shown in Figure 2.
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Figure 2. Battery management algorithms function in both the smart grid and EVs (Reproduced with
permission from [50], Copyright Publisher, 2013).
The battery parameters are captured through online parameter identification. The BMS calculates
the percentage of the cell health, by monitoring the cell internal resistance, together with tracking
down the weakest cell in the battery pack. The user is, therefore, provided with the information on the
overall SOH of the battery pack. This demonstrates the internality of the BMS in the EVs. The EVs
receive their power from the centralized power allocation system, which ensures that every vehicle’s
battery pack is charged to full capacity before it starts its operations. The smart grid (SG) contains
various power sources, like the plug-in hybrid electric vehicle (PHEV) battery, synchronous generator,
photovoltaic cell, constant power load, and wind turbine.
The emergence of the SG presents the next generation of electrical power systems, and will enable
residents to have the opportunities to manage their home energy usage and reduce expenditures on
energy [59]. This is due to considering sustainable development and the crisis of energy, and renewable
energy production becomes an important factor in the electricity generation system. The power load
data is communicated through the cyber layer, which is an agent-based distributed control network.
However, if kinetic energy generated when the vehicle is in motion is transformed into charging
the battery, then a great deal of savings can be made on the side of power usage, and efficiency can
be improved.
2.4. Issues of the BMS
The hardware and software of the BMS have various issues that have to be addressed in order to
meet the demand for secure and safe usage of LIBs. For an ideal BMS and its development process,
several issues arise that must be taken into consideration seriously during the design of the BMS.
These issues are illuminated below.
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2.4.1. Diversity of Battery Management Applications
There are a diverse number of battery management applications. These applications include
applications for monitoring of battery tests, evaluation of various state diagnosis and state predictions,
rapid assembly of battery system demonstrators, tests for new sensor technologies, like sensor-less
temperature measurement, etc. [60]. This variant in battery management applications calls for the
development of a modular and flexible BMS. The modularized balancing system should have different
equalization systems that operate inside and outside of the modules [8].
2.4.2. Handling of Potential, but Unprecedented, Hazards
LIB cells need to be monitored continuously. To maintain the safety and reliability of battery cells
and the safety of people, the use of battery systems is of great use. However, some unprecedented
hazards may occur which may turn out to be catastrophic. There is a missing literature on the safety
analysis of the hazards of opening lithium batteries, and how discharging them mitigates these hazards.
The main safety hazard of opening LIB in air is the exothermic reaction of lithium ions or lithium
metal (if present) with oxygen. Opening in water results in an exothermic reaction and the generation
of hydrogen gas, which is explosive [54]. Since damaged cells cannot be safely opened, this calls
for recycling. Another safety hazard is discharging of the batteries themselves. If the batteries are
discharged in brine, their initial voltage will be above the electrolysis voltage of water and hydrogen
and oxygen gases will be produced. These gases must be ventilated to avoid an explosion. If the
batteries are discharged by a resistor the current must be kept low enough so that the batteries do
not overheat.
Some spent batteries are classified as hazardous wastes, increasing transportation, treatment,
and disposal costs, as well as the effort needed to achieve regulatory compliance [61]. These hazards
form the major function of the BMS to protect the battery against hazardous situations,
while maintaining each cell of the battery within its safe and reliable operating range. However, despite
the hazardous nature of spent LIBs, they also contain valuable metals, such as copper, aluminum,
and cobalt with commercial potential, and the increased mining of natural ores for these metals is
leading to shortages, creating a market for recycled LIBs [62,63].
2.4.3. Lack of Safe Operating Areas for Specific Battery Cells
Due to the continuous change of both the internal and external environment for the batteries,
there is no single existence of a safe operating area for specific battery cells. When cells are connected
in series, some discrepancies in cell internal resistance and differences in cell capacity may occur,
and might lead to cell overcharging or undercharging. This inconsistency leads to unreliability
and unstable efficiency of the cells, and this poses a serious problem. To solve this problem cell
balancing can be used to achieve long battery life and to ensure reliability and safety [60,64,65].
Two types of algorithms are used in cell balancing: voltage-based algorithm and state of charge-based
balancing algorithms [66]. The BMS is imperative for active or passive balance circuits to overcome
any inconsistency problems among the serially-connected cells [67]. Therefore, it is required that the
BMS is designed and developed to take control of the unending control of the change of environment
that is sometimes unpredictable.
2.4.4. Ensuring an Efficient Operational State of the Peripheral Control Units and the
Power Converters
Since the meaningful hardware and electrochemical properties of the battery cells are impacted
by many diverse factors, it is difficult to ensure an efficient operational state of the peripheral
control units [60,68]. This will, consequently, impact the design and development of the BMS for EVs.
Prognostics, themselves, are useful because they supply the decision-maker with an early warning
about the expected time to system/subsystem/component failure and let them decide the appropriate
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actions to deal with the failure. The benefit from prognostics can flourish if its information is used as
the main source of system health management. The BMS not only controls the operational conditions
of the battery to prolong its life and guarantee its safety, but also provides accurate estimation of the
SOC and SOH for the energy management modules in the smart grid and EVs. To fulfill these tasks,
a BMS has several features to control and monitor the operational state of the battery at different
battery cell, battery module, and battery pack levels [50].
2.5. Prognostic Methods
Prognostics and health management (PHM) is a set of activities that monitor and estimate the
system’s SOH throughout its entire life and take suitable decisions at favorable times to extend the
system’s RUL [69]. Prognostics, itself, are useful because they supply the decision-maker with an early
warning about the expected time to system/subsystem/component failure and let them decide the
appropriate actions to deal with this failure [70]. The benefits from prognostics can flourish if their
information are used as the main source for system health management. The least mature element,
and chief component of PHM, are prognostics, which attempt to estimate the RUL of a component
when a given abnormal condition has been detected [71]. The key factor is to estimate the RUL,
as well as assess the confidence estimate. This makes a prognostic failure a relatively recent area
of research to which the scientific community is beginning to give increasing importance, contrary
to diagnostics [56,72].
Various factors, like storage voltage, internal and external battery temperatures, rate of discharge,
depth-of-discharge, vibrations, etc. [73], must be taken into account when performing battery capacity
degradation monitoring. According to Wu et al. [74], this LIB degradation is a nonlinear and
time-varying dynamic electrochemical process, and in-depth mechanism analysis is clear in physical
significance and concepts. It involves a large number of parameters and complex calculations for
accurate modelling making it unsuitable for real-time monitoring and accurate modeling. The capacity
degradation of LIBs is often used as a health indicator to establish degradation models. LIB failure,
however, occurs when the capacity drops below a normal capacity value or failure threshold value [75].
To perform this task for safe and reliable use of LIBs [76], there are basically three methods classified
as physical methods, data driven methods, and hybrid methods that are used to realize an accurate
BMS. The summary of these methods is illustrated in Table 4.
Table 4. Summary of prognostics methods.
Prognostic
Approaches
Categories of Approaches Pros Cons
Physical
Approaches
([5,6,37])
Electrical Circuit Model-Based
Estimation (ECM) and
Electro-chemical Model-Based
Estimation (EChM)
- Gives accurate predictions of the
temperature distribution
- Shows better performance
- Simplicity
- The test has to be conducted
under exact conditions
- Some measurements must be
conducted via invasive operation
- Some instruments cannot be
utilized into real application
- Hard to identify the parameters in
the model
- Parameters may change along
with the working condition.
Data-based
Approaches
([6,72,74])
Machine Learning Approaches
- Does not need a data model
- The algorithms are simple
and feasible
- The algorithms are the best
solution for non-linear systems
- The point estimated value of RUL
- Does not describe the uncertainty
of measurement results
Filtering Approaches
- Can be used in any form of
state-space model
- Best solution for non-linear,
Gaussian, and
non-Gaussian systems
- Needs data mode
(state-space model)
- The point estimated value of RUL
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Table 4. Cont.
Prognostic
Approaches
Categories of Approaches Pros Cons
Stochastic Approaches
- Considers the time-dependence of
the degradation process
- Describes the uncertainty of
predictable results
- Higher calculation complexity
- Considers uncertain factors
Hybrid
Approaches
[26,77–82]
Series/Parallel Approach
- Achieves higher accuracy than
conventional methods
- Increases process reliability
and robustness
- Reliability is valid only for given
conditions and a period of time.
2.5.1. Physical Methods
The physical method is also called the model-based method. It comprises of an electrical circuit
model-based estimation (ECM) method, and an electrochemical circuit model-based estimation (EChM)
method. In the ECM discrete-time identification methods are less robust due to undesired sensitivity
issues in the transformation of discrete domain parameters. This method promises simplicity by way of
enabling easy implementation on a low-cost target microcontroller. It shows better performance in a low
SOC range compared with one that uses average SOC in the ECM. The battery’s nonlinear dynamic
behavior identification could increase significantly as this method is quite accurate. When it comes to
temperature distribution through the cell surface, and the behavior under various operating conditions,
the ECM gives accurate predictions as it could be used in enhanced SOC estimation procedures.
The EChM includes dependence of the battery behavior on SOC and temperature. However
excess temperature can greatly accelerate the battery aging process and even cause fire or explosion
in the battery pack under severe cases. The tests are to be conducted under exact conditions despite
the same measurements being conducted under invasive operations. The parameters are difficult
to be identified in this model, as they change along with working conditions. In general the battery
degradation increases if it is kept at a high SOC. Currently, countries and vehicle manufacturers are
announcing aggressive targets for completely phasing out internal combustion engines, and EVs will
get a great boost [83].
2.5.2. Data-Based Methods
The data-driven prognostics typically require sufficient offline training datasets for accurate
remaining useful life for engineering products [84]. Data-based approaches of battery modeling
use the battery’s SOH data, which can be measured through advanced sensor technology to extract
effective feature information, and construct the degradation model to predict RUL [74]. The data-based
models are based on three methods, namely, machine learning or artificial intelligence (AI), filtering,
and stochastic approaches. The machine learning method is a probabilistic method meant to improve
the performance of estimation algorithms. There are four approaches under this algorithm, namely,
particle swarm optimization (PSO), genetic algorithm-based estimation (GA), fuzzy-based neural
networks (ANFIS), and fuzzy logic-based estimation (FL). The AI method does not need a data model,
is simple, feasible, and is the best solution for non-linear systems [37], but this method does not
describe the uncertainty of measurement results.
The filtering technique is used in any form of space model and is the best solution for non-linear,
Gaussian, and non-Gaussian systems. However, this model needs a data model (state-space model).
On the other hand, the stochastic technique is desired because it describes the uncertainty of
the predictable results and considers the time dependence of the degradation process. However,
this approach involves calculation complexity, and considers uncertain factors. The main advantage of
this approach is its precision, since the predictions are achieved based on a mathematical model of the
degradation. However, the derived degradation model is specific to a particular kind of component
or material and, thus, cannot be generalized to all the system’s components. In addition to this,
obtaining a mathematical model of degradation is not an easy task and needs well-instrumented test
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benches, which can be expensive [85]. The advantage of using a data-driven prognostic approach is its
applicability, cost, and implementation.
2.5.3. Hybrid Methods
This method constitutes the series and parallel approaches. This method is usually based on
combining various physical and data-based approaches to leverage the strengths from both categories.
This method proves to be exhibiting more strength than its predecessors since it narrows down
their weaknesses. Thus, this method increases process reliability and robustness by combining the
complementary information from different prognostic methods in intelligent ways compared to a single
model-based method [77,78,81,82]. However, this method has a limitation of offering reliable validity
only for certain given conditions and periods of time. These benefits of hybrid methods explain why it
is gaining popularity compared to its counterparts.
2.6. Battery Management System Framework
Figure 3 is an elaborate basic framework with descriptions of the software and hardware of the
BMS of EVs. The hardware component is embedded into the EV equipment, and is coupled with
instructions on how to perform certain basic operations to ensure smooth running of EVs. This system
will send signal warnings to the driver and risk responders whenever they sense some element
of danger so that the necessary action can be taken. Close monitoring and frequent maintenance
operations for this kind of system is crucial, so that any eventuality can be countered well in advance.
The BMS achieves this by rigorously opening the contactors in the case of harsh limits violations to
prevent the battery operating beyond its limits [12].
 
Figure 3. Basic framework of software and hardware of the BMS in vehicles (Reproduced with
permission from [39], Copyright Publisher, 2013).
The inputs that the BMS should have are a main circuit current sensor and voltage sensor
to measure the main current and voltage; temperature sensors to measure the cell’s temperature,
the temperature outside the battery box, and maybe also the temperature at the battery coolant
inlet and outlet; general analog inputs, like an accelerator pedal sensor and brake pedal sensor;
and general inputs, like start key (ON/OFF) signals, charging allow/banned switch, etc. Consequently,
the BMS outputs are to the thermal management modules, like fans and electric heaters, to provide
cooling and heating control; balancing modules, like capacitors plus switch arrays and dissipation
resistance to provide battery equalization; voltage safety management, like a main circuit contactor
and battery module contactor; general digital outputs, like a charging indicator and failure alarm;
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and a communication module [39]. The global clock module and the internal power supply module,
together with the charging system and man-machine interface module also exist in the BMS.
In Figure 3, the software of the BMS covers various functions, as shown. First the battery
parameters are detected, which includes total and individual cell current and voltage, temperature,
smoke, insulation, collision, impedance, and so on. This to prevent overcharge or over-discharge.
Once all parameters have been detected, the internal battery states (SOH, DOD, SOC, SOF) are
estimated and the temperature is controlled according to such conditions as working current, voltage,
and temperature. This is done to prevent the battery from operating in hazardous conditions and
maintains its performance for a long time [86]. However, the variations of internal parameters can
be very high and, thus, affect the battery performance. This can be due to production processes as
each cell in a battery pack differs and does not reach the same full charge at the same time during the
charge period, and also reaches different SOC during the discharge time. This calls upon the BMS to
perform cell balancing.
The BMS also performs an onboard diagnosis to identify any fault that may arise from sensors,
actuation, battery, network, overcharge, over-discharge, overload, insulation, extreme temperature rise
or fall, loose connections, and so on. After the faults have been diagnosed the EV’s system control unit
is informed through the network. If a certain threshold value is exceeded, or is likely to be, the BMS
can also cut off the power supply to prevent any possible damage from taking place.
The BMS also controls the charger when charging the batteries and adopts reliable battery
equalization methods based on the information of each cell that is available. This is done so that each
cell’s SOC is made as consistent as possible during the charging and discharging period. This ensures
that the circuit should deliver a current high enough to perform the required charge redistribution
during battery runtime. In order to evaluate the functionality of the overcharge/over-discharge
protection system, charging or discharging of the battery is performed beyond the recommended limits
by the manufacturer [52].
The heating and cooling process is determined by the BMS based on the overall temperature
distribution within the battery pack and the requirements of charge/discharge. However, due to
variability in manufacturing, cooling, heating, and other operating conditions, some of the crucial
thermal and electrical parameters can vary from cell to cell [87]. Excessively high, low, or uneven
temperature will do harm to battery performance, thus, a reasonable battery thermal management
system with local thermal control management must be designed, with which it cools down under
high temperature conditions, or heats up under low temperature conditions [88]. A safe battery
operation is ensured for both surface temperature and internal temperature, which proves to be crucial
since the battery’s internal temperature can reach a critical condition much quicker than the surface
temperature [6]. The EV’s LIB system is monitored online, and it is usually real-time. The overall
data from the EVs, such as SOC, SOH, charge/discharge, faults, and so on, is stored by the BMS.
In the battery arrangement for EVs, one battery within the pack must be assigned as the master
controller, while the rest are assigned as the slaves. In summary, the real-time battery terminal voltage,
cell working temperatures, and load current are measured by the BMS, and the online parameters of
the battery pack model can be identified by the reduced labeled samples (RLS) based on the real-time
data provided by the BMS [89].
3. Opportunities and Challenges on Prognosis of LIB Health
Since prognostics are still considered relatively immature (as compared to diagnostics), more focus,
so far, has been on developing prognostic methods rather than evaluating and comparing their
performances. Consequently, there is a need for dedicated attention towards developing standard
methods to evaluate prognostic performance from a viewpoint of how post-prognostic reasoning will
be integrated into the health management decision-making process [90]. There are many opportunities
for prognostics and health management of LIBs, but they have been met with various challenges
in equal measure. In this research we will look at these opportunities and challenges from four
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perspectives, namely, technological, financial/cost, security, and environmental. This paper evaluates
each aspect from the opportunities and challenges perspective that LIB research and development is
facing. Table 5 shows a summary of opportunities and challenges of LIBs.
Table 5. Summary of opportunities and challenges of LIBs.
Aspect Opportunities Challenges References
Technological
- Existence of
recycling technologies
- Growth in demand for LIB
• Performance of higher power, larger
energy capacity
• RUL Prediction, SOH
diagnosis, Aging
• Enduring adverse circumstances
• Development of low weight battery
• Reliability
• Degradation uncertainties
[1,9,23,60–70]
Financial/Cost - Intelligent cost management
- Cost savings
• Lower cost
• Battery degradation costs [14,24,38,61,62,71]
Security - Battery state
monitoring system • More safety assurance [48,52,74,88,91]
Environmental
- 3R-principle: Recycle,
reuse, reduce
- Mitigated emissions
- Integration of
renewable energies
• Disposing waste batteries
• How to reduce production of
new batteries
[64,68,72–85]
3.1. Technological Aspects
Currently, the vehicle manufacturers use the high-power LIB technology to supply electric and
hybrid vehicles [92]. These EVs are supplied with power from a battery pack made up of modules
connected in series and/or parallel, depending on the desired voltage supply and storage capacity.
Out of this, there are many technological opportunities in the use of LIBs. This includes the existence of
recycling technologies, and extensive demand of LIBs. The LIB technology is considered as one of the
most promising for the near future by a majority of literary sources [11]. However, a great deal has to
be done to ensure that batteries of higher power performance and larger energy capacity are realized,
as well as improving the batteries to endure adverse circumstances. Consequently, the prediction
of RUL, monitoring of battery aging, and SOH diagnosis requires technologies that are accurate in
order to avoid catastrophic failures. LIBs provide a lower range of kilometers for EVs as compared
to gasoline vehicles, thus, technologies require improvements towards ensuring that higher power
energy density is achieved [93].
LIB technologies are very promising for the development of future-generation EVs. These sets of
batteries exhibit several advantages as demonstrated, together with various appealing features making
them a darling use in many applications. This is explained by the way it has caught the market share
in commercialization in consumer electronics, such as cell phones, laptops, video cameras, digital
cameras, power tools, and other portable electronic devices [46]. LIBs have many advantages which
include [1,34,46,91,94,95]:
• Light weight: applications that make use of LIB go farther and faster due to their lightweight.
• High energy density: EV operates longer between charges while still consuming the same amount
of power. LIBs are highly efficient and can be charged with electricity or renewable energies [11].
• Low self-density: the rate of self-discharge is far lower than that of lead acid batteries [96].
• No maintenance: LIBs require little to no maintenance to maintain high-performing products.
• Faster recharge: LIBs have little to no resistance, which allows you to charge at a much higher rate.
• Customizable: not only are LIBs more powerful, lighter, and hold charge longer than lead acid
batteries, but they are customizable to fit your needs.
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The distance travelled by EVs after full charging is determined by the size of the battery pack
(Wh) against the energy consumption (Wh/km):
Distance travelled (km) =
Battery pack size(Wh)
Energy consumption (Wh/km)
(5)
According to the study conducted by Martinez et al. it is revealed through the literature that the
total distance an EV can cover after a full recharge process is 200 km due to their weight and number
of batteries [97]. This signifies that more research is required on how the power efficiency can be
increased to offer higher distances travelled by EVs.
3.2. Cost Aspects
The cost and performance of the LIBs are the most expensive component in a vehicle, and is
directly linked with the adoption of EVs [18,98], however, in the recent past this cost have been reduced
significantly by almost 65% from 2010 [65]. Several countries are working around the clock to see how
best they can substitute fossil-based powered energies for technological options of greener/renewable
energy to further cut the cost, as well as to conserve the environment. Manufacturers are working on
how to employ intelligent cost management methods in order to produce low-cost LIBs. This is partly
achieved by recycling used LIBs, which could have gone into waste dumped in a landfill. However,
the development of LIBs, and its certification of safety-critical applications, are very expensive.
These costs can be reduced by encapsulating safety-critical components, and safety measures
can be restricted to the respective parts [35]. Accounting for battery aging is crucial as the cost of
LIBs has a crucial significant impact on overall system cost. The modeled battery degradation cost
includes the impacts of the battery temperature, the average SOC, and the DOD on the fading LIB
capacity [99]. However, the general cost of batteries reduced tremendously from 1000 $/kWh in 2008,
to 268 $/kWh in 2015, which is a 73% reduction in seven years [100]. If this trend continues, it looks
promising to consumers of EVs in the future, but if alternative measures to sources of energy are not
sought, then the meager resources for the manufacture of LIBs will be depleted.
3.3. Security Aspects
Safety of LIBs is paramount to ensure confidence and widespread adoption of electro-mobility in
our society, as they are a proven technology for automotive applications and their continuous use in the
future is undeniable. For enhanced security and more accurate SOC estimation, the parameter values
of the equivalent circuit models (ECMs) should be continually updated since surface temperature
measurements alone might not be sufficient to ensure safe battery operation [58]. During cycling,
cells within a pack exhibit non-uniform properties, which may lead to some imbalances (e.g., voltage
variations between cells) that may trigger a safety hazard [52]. When EVs are used outdoors, poor
pavement conditions, changes in temperature and load can cause performance degradation in LIBs.
Battery degradation may lead to leakage, insulation damage, and partial short-circuit. If there is no
online detection of degradation, further battery usage will cause serious situations, such as spontaneous
combustion and explosions, especially if the current state of health has not been assessed in a timely
fashion, or the future battery health state has not been estimated [74]. The main thermal safety issues of
LIBs to be addressed are overheating, combustion, explosion, and cycle life. To avoid any catastrophic
incidences caused by degradation of LIBs, and to predictively maintain the safety of vehicles, carrying
out research on RUL prognostics of LIBs is of great importance [48,52,74,88].
3.4. Environmental Aspects
The use of LIBs will be the next big thing as many governments are fighting against production
and sale of vehicles powered only by fossil fuels in favor of cleaner vehicles. This is in a bid to clean up
the country’s air, or in fighting against global warming, thus ensuring zero-emission vehicles (ZEV).
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EVs are seen as an alternative to the conventional transportation based on combustion engines, looking
to contribute to solving environmental issues related with zero emissions policies. For this case the
EVs are projected as the most sustainable solutions for future transportation [101]. EVs have many
advantages over conventional hydrocarbon internal combustion engines, including energy efficiency,
environmental friendliness, noiselessness, and less dependence on fossil fuels [102].
According to the International Energy Agency (IEA) report, there is an alarming statistic that
shows just how far many other countries have to go in expunging the use of fossil-powered vehicles
from their roads. Globally, 95% of EVs are sold in only 10 countries: China, the U.S., Japan, Canada,
Norway, the U.K., France, Germany, the Netherlands, and Sweden [103]. This global statistic still poses
a challenge to researchers and environmental enthusiasts in regard to the uptake of zero-emission
vehicles or green vehicles globally. There are several opportunities in relation to environmental aspects
in the use, production, and sale of green vehicles, or at least hybrid ones, which is a boost to the fight
against global warming and puts pressure on the extensive use, production, and sale of EVs. Several
environmental opportunities that exist include, but are not limited to, the 3R principle: recycle, reuse,
reduce, mitigated emissions, and integration of renewable energies.
3.4.1. 3R Principle: Recycle, Reuse, and Reduce
The sharp growing volume of spent LIBs [63,104,105], requires a well-functioning collection and
recycling infrastructure to minimize associated environmental impacts and maximize the batteries’
reuse potential [62]. The recycling of LIBs reduces energy consumption, reduces greenhouse gas
emissions, and results in considerable natural resource savings when compared to landfill [106].
However, it is unclear which recycling processes have the least impact on the environment. There is
need for incentives from government and non-governmental agencies to LIB recyclers as a motivating
factor to improve recycling, thus mitigating the pressure on the scarce raw material. If the raw materials
come from ores, significant negative environmental factors can occur from ore mining and processing,
and these can be avoided if the material can be recycled.
Spent LiFePO4 battery packs will retain approximately 80% of their performance, allowing the
pack to be applied in a second application, such as a stationary energy storage system [98]. In these
spent LiFePO4 batteries, whenever they are recycled at the end of their useful life, a great deal of
valuable metals can be recovered, such as copper, aluminum, magnesium, nickel, cobalt, and lithium,
thus reducing the pressure on mining the ore, environmental contamination problems [107], and the
costs of production. Consequently the LIB consumers require awareness on taking part on the
3R-principle. Since many consumers prefer new batteries, resulting in spent batteries having little
potential for reuse, end up being dumped along with other urban solid waste.
Taking into account the importance of key parameters for the environmental performance of
LIBs, research efforts should not only focus on energy density, but also on maximizing cycle life
and charge/discharge efficiency [42]. The application of the 3R principle to LIBs will bring savings
quantified in terms of energy and cumulative energy extracted from the natural environment [108].
It will be seen how material or cell recovery from existing cells will be another source of future
materials for LIBs [83]. Therefore, the 3R rule for reuse, recycle, and reduce should be employed
purposely to reduce the extinction of the rare iron ores, and this will go along with the conservation of
the environment. Current research is aimed towards these principles to improve on the technologies
around it.
3.4.2. Mitigated Emissions
The benefits of mitigated emissions include reduced air pollution and climate change,
and increased integration and penetration of renewable sources of energy [109]. There are many
government policies which are being set out to mitigate emissions from vehicles, as shown in Table 5.
One of the policies is the encouragement of EVs, green energy-powered vehicles, and/or hybrid
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vehicle production, sale, and usage. Some states worldwide have set timelines and others are planning
on the shift to EVs. Table 6 shows a summary of the progress so far.
Table 6. Countries that want to ban gas and diesel.
Country Year Expectations
Norway 2025 • All new passenger cars and vans sold by 2025 should be zero emission vehicles.
As per 2016, 40% of cars sold were electric and hybrid. it is leading the way
India 2030 • Projection of having every vehicle sold to be powered by electricity
France
2040 • To end the sale of gas and diesel powered vehicles as it fights global warming
After-2040 • Automakers will only be allowed to sell cars that run on electricity/other cleaner
power. Hybrid cars will also be permitted
Britain
2040 • To ban sales of new gasoline and diesel cars in a bid to clean up the country’s air.
2050 • All cars on the road will need to be have zero emissions
China - • Working on a plan to ban production and sale of vehicles powered only by
fossil fuels.
(Source: [103,110]).
Other countries in the league are Austria, Denmark, Ireland, Netherlands, Japan, Portugal, Korea,
and Spain, who have set official targets for EV sales. The USA does not have a federal policy, but at
least eight states have set out goals. According to the IEA, India will join China and the USA to account
for 2/3 of the world’s expansion in renewable power sources from solar and wind [110]. This is a clear
indicator that the demand for LIBs will soar high when new players join the league, as well as the
current ones up their game.
3.4.3. Integration of Renewable Energies
The demand for electricity storage capability for EVs is on the rise, and it will increase even more
in the future. To support EVs’ electric storage there have recently been increases in the contribution
of renewable energies to the electrical supply mainly from the installation of photovoltaic modules
and wind turbines [111]. Therefore, the internal combustion engine can be replaced with small-sized
photovoltaic (PV) modules located on the roof of the EVs, and a micro-wind turbine located in front of
the EVS, behind the condenser of the air conditioning system [112]. This technique will improve the
power efficiency, regulate the DC-link accurately, and produce suitable stator currents for the traction
motor. This is followed by the fact that, by 2030, the demand for energy consumption for EVs will
increase to 50% and 40% in USA and Europe, and double for India and China, respectively. Therefore,
renewable energy remains the only important resource to consider [59].
4. Future Research Agenda
Currently, there is a scarcity of real prognostics to meet industrial challenges. This may be due to
inherent uncertainties associated with deterioration processes, lack of sufficient quantities of data, sensor
noise, unknown environmental and operating conditions, and engineering variations, etc., which prevents
building prognostic models that can accurately capture the evolution of degradation [14]. This makes
research in battery health management a worthy area of future research. This is attributed to the
over-emphasis on electrification of our vehicles on our roads today in many countries so as to reduce
emissions, and the environmental impact on the depletion of fossil fuels [113]. However, this vehicle
electrification has to be regulated to ensure that desirable benefits are achieved in the long run.
The solution is, perhaps, the investment on EV powered by alternative solutions.
Cost Effective Production: this is mainly an industrial topic, but a very important future research
direction to reduce the price of EVs on the market and thereby widen the customer base [113].
Investment on better technologies which can cause less degradation, but lead to higher energy efficiency
on a large scale, and lower long-term costs, is required to be researched. The cost and performance
of the battery, the most expensive component in a vehicle, is directly linked with the adaption of
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electric vehicles. The adoption towards battery electric vehicles mainly depends on the willingness to
pay for the extra cost of the traction battery [93]. However the cost can significantly be reduced by
economies of scale, and implementing an accurate SOC estimation strategy [114]. The technological
breakthroughs in battery life, abuse tolerance and drive range will eventually result in the development
of cost effective, long-lasting LIBs.
Disposal of replaced battery: Since spent LiBs retain some of their electrical power, their improper
disposal can cause explosions, posing massive environmental, human health or safety hazards and
necessitating expensive clean-up and mitigation measures [62]. A lot has to be done to see how this
challenge is over done in future. How will the replaced batteries be disposed without posing an
environmental impact is another research area in future? Research has to be conducted on how
to further extract their useful energy capacity to make an extra profit, while saving out the rare
battery resource. Also since pent batteries are defined as hazardous waste, further improvements on
basic requirements for packaging, collection, storage, transport, and disposal should be addressed
adequately, mainly from scientific research [115] and industrial practices.
Life cycle assessment: research on the LIBs used in EVs must be conducted so that the life cycle
study on system boundary [115] can be assessed. Materials used in LIBs production that are rare, toxic,
and difficult to recycle should be avoided for improvement of the environment. According to [43],
if the model simulations show that cell change-out extends pack life indefinitely while maintaining
pack performance at a steady-state, the concept would be of interest to EV and battery manufacturers
for its economic benefits, and will hopefully lead to a reduced load of batteries on the recycling and
disposal infrastructure.
Identifiability: identifiability in battery SOH estimation is required to establish how to estimate the
progress of different battery aging effects. This is perhaps one of the largest challenges in battery SOH
estimation [116]. Specifically, the fact that different battery aging dynamics are complex, intertwined,
and similar in their time constants means that it is fundamentally very difficult to estimate the
progress of different battery aging effects online using voltage, current, and temperature measurements.
This, in turn, makes it very challenging to estimate the health of LIBs online, predict their death,
and control them in a manner that postpones such death. Battery identifiability remains a very open
research area whose exploration can shed light on the extremely important question of what additional
sensors, beyond terminal current, temperature, and voltage, can provide with respect to the best means
for onboard battery health prognostics, diagnostics, and control [117], using various model estimation
algorithms. There are a number of SOH estimation algorithms in battery management systems, but one
of the important classes of estimation algorithms is the equivalent circuit model [51].
Developing second-use technology of retired EVs’ LIBs: the already retired EVs’ LIBs require some
research to establish how they can be best put into meaningful second use. According to Wang et al. [94]
recycling of spent LiFePO4 batteries is important not only for the treatment of waste, but also for the
recovery of useful resources. However they further observed that the treatment of spent LiFePO4
batteries is challenging because LiFePO4 batteries do not contain any precious metals, treatment is
complex using traditional recycling processes, and the number of spent batteries recovered from the
public has been very small recently, and is faced with challenges. The major challenge that must to
be addressed by the recycling industry is developing economical ways to extract and process these
metals [118]. Furthermore, there is still a lack of adequate policy and feasible technology for addressing
retired LIBs [104], thus, there needs to be recycling processes developed that have economic advantages
in terms of chemical costs and added value [34].
Lowering capacity degradation: the LIB capacity is influenced by many factors; among them are
temperature, vibrations, and other unforeseen environmental factors. Thus, the efficiency of energy
required keeps varying over time [119]. This energy efficiency in LIBs reflects charging and discharging
energy powers of the same cycle, and so it is closely related to the battery capacity. Energy efficiency is
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defined as the percentage of energy use which actually achieves the energy service required [16]. It is
given by:
η =
WD
WC
× 100% (6)
where WD is the energy efficiency during discharge, and WC is the energy efficiency during charging.
Due to high energy density per weight, LIBs are a better option than lead acid batteries in EV
application [34,36,120,121]. However, much degradation cannot be prevented, and the real lifetime of
the LIBs can be extended by using various other types of approaches.
5. Summary and Closing Remarks
EVs are considered one of the novel solutions to the transport system since they reduce
over-dependence on fossil energy. This, in return, will reduce carbon emissions, as EVs act as greener
solutions in the transport industry. However, research has shown that the major challenge of the LIBs
is battery life. This, however, can be extended by cell balancing to ensure safety of the systems, as well
as reliability. The manner in which BMS offers this safety is two-fold: safety of persons and safety of
cells. The current growth of EVs is anticipated to lead to enormous penetration into the electric power
grid, thus calling for innovative ways of supplementing the EV’s power. This is feared because the
over-dependence on electric power may add to extensive loads on the power grid, which will have
extensive effects on existing distribution networks.
This paper presented a comprehensive review in terms of battery health management for EVs.
First the health management systems for batteries are introduced by battery terminologies,
BMS architecture, stages of performing BMS, and the prognostic methods used in performing battery
health. Furthermore, the opportunities and challenges of BMS from three perspectives, namely
technological, cost, security, and environmental aspects was reviewed. Finally, the future research
agendas are discussed. In the future the production of cost-effective LIBs, the disposal of replaced
LIBs, life-cycle assessment, development of second-use technologies of retired EV batteries, and how
battery degradation can be reduced should be the focus of research. Therefore, in regard to the issues
raised for research in this paper, further exploration is essential.
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Abstract: This paper deals with the design, simulation, and implementation of shunt hybrid
compensator to maintain the power quality in three-phase distribution networks feeding different
types balanced and unbalanced nonlinear loads. The configuration of the compensator consists of a
selective harmonic elimination passive filter, a series-connected conventional six-pulse IGBT inverter,
acting as the active filter terminated with a DC link capacitor. The theory and modelling of the
compensator based on current harmonic components at the load end and their decomposition in
d-q axis frame of reference are utilized in the reference current generation algorithm. Accordingly,
the source current waveform is made to follow the reference current waveform using a high-frequency,
carrier-based controller. Further, this inner current control loop is supported by a slower outer voltage
control loop for sustaining desirable DC link voltage. Performance of the compensator is evaluated
through MATLAB simulation covering different types of loads and reduction of harmonic currents
and THD at the supply side along with excellent regulation of DC link voltage are confirmed.
The performance of a hybrid compensator designed and fabricated using the above principles is
evaluated and corroborated with the simulation results.
Keywords: harmonics; hybrid power filter; active power filter; power quality; total harmonic distortion
1. Introduction
One major area of research that has gained attention in recent times is maintaining power
quality of distribution systems. The power quality issues arise due to the widespread usage of
processed power in industrial applications and commercial/domestic applications [1–3]. For example,
variable speed drives are implemented through power modulators which consist of high-power
controlled/uncontrolled rectifiers feeding variable voltage and variable frequency multiphase inverters.
Similarly, commercial power consumption is characterised by appliances like computers, photocopiers,
and fax machines, along with fluorescent and CFL lamps. All the above represent nonlinear
loads, resulting in lower supply-side power factor and waveform distortion, indicated by harmonic
components in voltage and current. The adverse effect of harmonics includes heating and extra losses,
saturation and malfunctioning of distribution transformers, interference with communication signals,
damages to consumer utilities, and in extreme cases, the failure of supply-side equipment [4].
The initial steps towards mitigation of the above problems were focused on the low power factor
at the supply side only, whereby a passive power filter (PPF) connected in shunt compensates for the
lagging reactive current, which was extended with selective harmonic elimination. The disadvantage
of this approach is insensitivity with load current changes and fluctuations in supply-side voltage.
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The filter performance also depends on the load power factor, which may be variable. For example,
in [5], the load is a motor that can work at different conditions. As a means of overcoming these
problems, various active compensator topologies comprising of series and shunt elements have been
proposed which have gained wide acceptance. However, some of the disadvantages, like high initial
and operating cost due to the use of high-rating semiconductors and also the need for maintaining a
high DC link voltage, have limited the application of pure shunt active power filter in medium- and
high-power installations [6,7]. As a result, the stage was set for development of shunt hybrid power
filters (HPFs), which represent a judicious combination of both passive and active power filters (APFs).
The various hybrid compensator configurations are: (i) series active power filter and shunt passive
power filter, (ii) shunt active power filter and shunt passive power filter and (iii) a series combination
of passive power filter and active power compensator connected in shunt with the system. The series
element in configuration (i) has to be rated for maximum load current and is not flexible for many
applications. The configuration (ii) with two independent compensators in parallel requires both
blocks to be rated at the supply voltage leading to high DC link capacitor voltage rating [8–10].
In comparison, the third topology where the passive power filter elements appear in series with
the standard active power filter circuitry poses important advantages in terms of reflecting nearly zero
impedance of the passive power filter for load current harmonics and at the same time high impedance
for system side voltage harmonics. Further, it leads to absorbing the fundamental voltage component
across the passive power filter, thereby reducing the voltage rating of the DC link capacitor to only the
harmonic components which are to be suppressed. Accordingly, the rating and cost of the capacitor
and the power semiconductor switches in the compensator are considerably reduced [8]. Further,
this topology is effective in preventing system resonance, reducing switching noise and avoidance of
any circulating current in the compensator.
The control requirements for all configurations involving active power filter boil down to the
generation of reference current waveform, switching and triggering timings for semiconductor switches
to match the source current and also for maintaining the desired voltage across the DC link capacitor.
Accordingly, a variety of control schemes supported by related algorithms have been reported in the
literature [11–20]. Time domain methods provide fast response, compared with frequency domain
methods. Accordingly, many authors have proposed control techniques such as instantaneous reactive
power theory, synchronous rotating reference frame (SRRF) theory, sliding mode controller, neural
network techniques and feedforward control to improve the performance of both active as well as
hybrid filters.
In this paper, the third topology has been utilised, where the passive power filter is designed
with the aim of 5th and 7th selective harmonic elimination along with an active power compensator
connected in series. The active component of the compensator is modelled in the stationary abc frame
of mains and further transformed to the rotating dq frame to avoid time dependence of parameters to
reduce the control complexity. A control technique using PI controller, based on decoupled currents, is
used to inject currents from the compensator to ensure tracking of the reference waveform [13,14,21].
An independent outer control loop using another PI controller regulates the DC link voltage for
sustained operation of the compensator. The parallel combination of 5th and 7th tuned passive
harmonic filters connected in series with active filter configuration, the fundamental voltage of the
system mainly drops on the PPF capacitor, not in the APF. Hence, the APF DC link voltage has been
reduced with an objective of APF voltage rating reduction. The passive filter parameters present in this
topology not only function as harmonic filter but also act as a filter for the switching ripples present in
the system. Finally, the entire power and control circuits are fabricated, where the FPGA development
kit SPARTAN-6 has been employed as the controller. Further, the performance improvement of the
supply system along with the fabricated compensator has been evaluated by carrying out by a series of
experiments on a prototype system and the results are presented covering different loading conditions.
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2. System Configuration of Hybrid Compensator
The system shown in Figure 1 consists of a standard three-phase 400 V, 50 Hz mains connected to
a pair of three-phase uncontrolled bridge rectifiers feeding individual R-L, R-C loads, which introduce
harmonic currents in the supply system due to the nonlinearity. The shunt compensator contains
5th and 7th tuned passive filters, which are in parallel and the combination is connected in series
with low voltage rated active power filter. The parallel connected passive filters having selective
harmonic elimination are meant for effective reactive power compensation. This system eliminates the
inherent disadvantages of both active and passive filters. The hybrid compensator is operated such
that the distortion currents generated due to nonlinear loads are confined within the PPF and do not
flow in the AC supply mains. The fundamental voltage drop across passive power filter components
permits shunt APF to operate at low DC link voltage. The three-phase source voltage, the voltage at
the point of common coupling, load and compensator currents are denoted as Vabc, Vs123, iL123 and
ic123, respectively, and shown individually in Figure 1.
Figure 1. Configuration of the shunt hybrid compensator.
2.1. Modelling of Shunt Hybrid Power Compensator
By applying Kirchhoff’s laws in Figure 1, the following equations in differential form in stationary
three-phase reference frame are obtained, where the RPFe, LPFeq and CPFeq are equivalent parameter
values of the 5th and 7th selective harmonic filters.
vsk = LPFeq
dick
dt
+ RPFeqick +
(
1/CPFeq
) ∫
ickdt + vkM + vMN (1)
where k = 1, 2, 3 represent the three phases.
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Differentiation of Equation (1) to eliminate the integral term yields
dvsk
dt
= LPFeq
d2ick
dt2
+ RPFeq
dick
dt
+
1
CPFeq
ick +
dvkM
dt
+
dvMN
dt
(2)
Assuming balanced three-phase supply voltage yields
vs1 + vs2 + vs3 = 0
Summing the three equations included in (1) for k = 1, 2, 3 and assuming nonexistence of the
zero-sequence current into three-wire system [16] results in
vMN = −13
3
∑
k=1
vkM (3)
The switching function Ck [12] of the kth leg of the inverter is the state of the power semiconductor
devices Sk and S′k and is defined as
Ck =
{
1, i f Sk is On and S′k is O f f
0, i f Sk is O f f and S′k is On
(4)
Thus, with vkM = CkVdc and differentiation of the same, this leads to
dvkM
dt
= Ck
dVdc
dt
(5)
By differentiating Equation (3), we get
dvMN
dt
= −1
3
3
∑
k=1
d
dt
(CkVdc) (6)
Substitution of Equations (5) and (6) into (2) and rearranging the same yields
d2ick
dt2
= −RPFeq
LPFeq
dick
dt
− 1
CPFeqLPFeq
ick − 1LPFeq
(
Ck − 13
3
∑
m=1
Cm
)
dVdc
dt
+
1
LPFeq
dvsk
dt
(7)
defining the switching state function as qnk =
(
Ck − 13 ∑3m=1 Cm
)
n
, where, n = 0 or 1.
In other words, the vector qn epends on the parameters C1, C2, C3 through a matrix transformation
given below, indicating the interaction among the three phases [15].⎡⎢⎣ qn1qn2
qn3
⎤⎥⎦ = 13
⎡⎢⎣ 2 −1 −1−1 2 −1
−1 −1 2
⎤⎥⎦
⎡⎢⎣ C1C2
C3
⎤⎥⎦ (8)
d2ick
dt2
= −RPFeq
LPFeq
dick
dt
− 1
CPFeqLPFeq
ick − 1LPFeq qnk
dVdc
dt
+
1
LPFeq
dvsk
dt
(9)
The capacitor current idc = ic1 + ic2 + ic3 and is related to Vdc by
dVdc
dt
=
1
Cdc
idc (10)
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Expressing the DClink capacitor current idc in terms of the switching and compensator currents,
the following equation is obtained
dVdc
dt
=
1
Cdc
3
∑
k=1
qnkick =
1
Cdc
[qn123]
T [ic123] (11)
In the nonexistence of zero-sequence currents, the variables ic3 and qn3 can be eliminated by the
substitution of ic3 = −(ic1 + ic2) and qn3 = −(qn1 + qn2) so that Equation (11) for the modelling of the
capacitor is modified as follows.
dVdc
dt
=
1
Cdc
[2qn1 + qn2]ic1 +
1
Cdc
[qn1 + 2qn2]ic2 (12)
The complete model of the shunt hybrid power compensator in abc reference frame is indicated
by Equations (9) and (12).
2.2. Equations in dq Frame
The model given by Equations (9) and (12) is transformed into synchronous orthogonal frame
using the transformation matrix [13]
T123dq =
√
2
3
⎡⎣ cosθ cos(θ − 2π3 ) cos(θ − 4π3 )
−sinθ −sin(θ − 2π3 ) −sin(θ − 4π3 )
⎤⎦ (13)
where θ = ωt and ω represents the mains frequency.
Since T123dq is orthogonal,
(
T123dq
)−1
=
(
T123dq
)T
and Equation (12) can be written as
dVdc
dt
=
1
Cdc
(
T123dq
[
qndq
])T(
T123dq
[
idq
])
=
1
Cdc
[
qndq
][
idq
]
(14)
On the other hand, Equation (9) can be written as
d2
dt2
[ic12] = −
RPFeq
LPFeq
d
dt
[ic12]− 1CPFeqLPFeq [ic12]−
1
LPFeq
[qn12]
dVdc
dt
+
1
LPFeq
d
dt
[vs12] (15)
The three-phase current with the absence of zero-sequence components can be converted into
d-q frame using reduced transformation matrix. Applying the transformations in Equation (15),
the complete d-q frame dynamic model of the system is obtained as follows;
LPFeq
d2id
dt2 = −RPFeq
did
dt + 2ωLPFeq
diq
dt −
(
−ω2LPFeq + 1CPFeq
)
id + ωRPFeqiq − qnd dVdcdt + dvddt − ωvq (16)
LPFeq
d2iq
dt2 = −RPFeq
diq
dt − 2ωLPFeq diddt −
(
−ω2LPFeq + 1CPFeq
)
iq − ωRPFeqid − qnq dVdcdt +
dvq
dt + ωvd (17)
Cdc
dVdc
dt
= qndid + qnqiq (18)
The role of id in Equation (16) is interpreted as the component for meeting the switching losses
in the compensator, whereas the component iq is utilised to supply reactive power and maintain the
DClink voltage across the capacitor for sustaining the compensator action.
It is specifically noted that this set of Equations (16)–(18) contain nonlinear terms involving the
control variables qnd and qnq. Accordingly, the implementation of this control strategy is termed as
nonlinear control technique by many authors in the literature [12,15,16].
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2.3. Control of Harmonic Currents
Based on the load and compensator models presented in Section 2.2, the control problem is
formulated with the objective of minimizing supply-side current harmonics and improving the power
factor. Also, for maintaining the performance during load fluctuations, it is necessary to maintain a
desired DC link capacitor voltage. The control law is derived using the following approach.
Rewriting Equations (16) and (17) in a more convenient form, we get
LPFeq
d2id
dt2 + RPFeq
did
dt +
(
−ω2LPFeq + 1CPFeq
)
id
= 2ωLPFeq
diq
dt + ωRPFeqiq − qnd dVdcdt + dvddt − ωvq
(19)
LPFeq
d2iq
dt2 + RPFeq
diq
dt +
(
−ω2LPFeq + 1CPFeq
)
iq
= −2ωLPFeq diqdt − ωRPFeqid − qnq dVdcdt +
dvq
dt + ωvd
(20)
The control variables ud and uq are defined as
ud = 2ωLPFeq
diq
dt
+ ωRPFeqiq − qnd dVdcdt +
dvd
dt
− ωvq (21)
uq = −2ωLPFeq diddt − ωRPFeqid − qnq
dVdc
dt
+
dVq
dt
+ ωvd (22)
Using the idea of decoupling the current harmonic components for the purpose of tracking the
reference current, the error signals id = i∗d − id and iq = i∗q − iq are generated and processed through a
pair of PI controllers [12,14] to obtain ud and uq signals which are given below.
i∗d and i
∗
q are the reference currents deduced from the load current, id and iq are the actual
compensator currents.Load current in d-q coordinate is processed using a pair of fourth-order
Butterworth low-pass filters with cut-off frequency set at 60 Hz to extract the harmonic current
references alone.
ud = KPid + KI
∫
iddt
uq = KPiq + KI
∫
iqdt
From Equations (19) and (20), we obtain the transfer function as follows
Id(s)
Ud(s)
=
Iq(s)
Uq(s)
=
1
LPFeq
(
s2 +
RPFeq
LPFeq
s + 1CPFeq LPFeq − ω2
) (23)
The current control of the closed-loop system is shown in Figure 2 and represents the signal
flow of the variables iq(s); the other component id(s) is obtained concurrently in a similar manner.
The transfer function of the full closed-loop control module is derived as
Iq(s)
I∗q (s)
=
KP
LPFeq
⎡⎣ s + KIKP
s3 +
RPFeq
LPFeq
s2 +
(
1
CPFeq LPFeq
− ω2 + KPLPFeq
)
s + KILPFeq
⎤⎦ (24)
Figure 2. Structure of current control loop for iq and id.
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From Equations (21) and (22), the control variables of the proposed system are defined by the
following equations.
qnd =
2ωLPFeq
diq
dt + ωRPFeqiq +
dVd
dt − ωvq − ud
dVdc
dt
(25)
qnq =
−2ωLPFeq diddt + ωRPFeqid +
dVq
dt − ωvd − uq
dVdc
dt
(26)
The above equations represent both the decoupled linear compensation part and cancellation
of nonlinearity.
2.4. DC Link Voltage Control
The capacitor in the APF does not need any external DC source but gets charged through the
rectifier action of the built-in reverse diodes across the six Insulated-gate bipolar transistors (IGBTs).
The power loss in the capacitor and switching losses in the inverter have to be met by the active
component id of the compensator current from the mains, while the component iq supplies the reactive
power stored in the capacitor. The power losses in this circuit can reduce the DC link capacitor voltage,
thereby weakening the function of the active filter. Hence, it is necessary to maintain the voltage
across the DC link capacitor at a designed reference value by an additional voltage regulator, which
modifies the PWM signals appropriately. This regulator is implemented by using a PI controller [12],
which processes the error between the reference voltage V∗dc and the actual capacitor voltage Vdc.
The parameters of the PI regulator are chosen in such a way that the DC voltage is maintained around
its desired value. The design values for the PI controller parameters have been obtained following the
approach suggested by Salem Rahmani et al. [13,14]. The overall transfer function of this controller is
incorporated as a subsystem in the simulation schematic.
The control scheme of the proposed hybrid power compensator is shown in Figure 3, where the
various signals such as Vdc, V∗dc, id, iq, i
∗
d and i
∗
q are processed using Equations (21) to (26) to obtain the
gate trigger signals.
 
Figure 3. Control structure of the shunt hybrid compensator.
2.5. Simulink Model of the Shunt Hybrid Power Compensator
The Simulink schematic of the power distribution system along with the proposed shunt hybrid
power compensator, which translates the entire system equations presented in Section 2 into functional
blocks in the Simulink model, has been developed using MATLAB software. The nonlinear load has
been modelled using a three-phase full bridge diode rectifier feeding RL and RC loads separately as
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subsystems and connected to the three phase mains. At the source side, a resistor–inductor combination
is used to represent the line impedance of each phase before PCC. The unbalance case in the nonlinear
load has been formed by connecting a single-phase diode rectifier feeding RL load between phase1 and
ground. The synchronization of the subsystem with main supply frequency is accomplished by using
a three-phase discrete PLL block [22–25]. The PLL block detects the supply frequency; the detected
supply frequency is used to synchronize the compensator d-q axis current and the distorted load
d-q axis current to extract harmonic component needs to be compensated. During load disturbance
and supply voltage distortions, the variation in the supply frequency is detected by the PLL block and
synchronizes the subsystems accordingly.
The hybrid filter consists of a parallel connection of selective 5th and 7th harmonic elimination
passive filters as depicted in Figure 1 along with APF. The entire system simulation is carried out in a
discrete mode, variable step size with ode45 (Dormand–Prince) solver.
3. Simulation Results
To evaluate the performance of the shunt HPF controlled by the proposed control algorithm, a
Simulink-based schematic was created so as to operate from a 400 V, 50 Hz supply. The load consists
of a set of balanced and unbalanced nonlinear loads, which are selectively connected for successive
simulation runs. In this work, the performances of the compensator corresponding to the following
loads are analysed: (i) three-phase rectifier feeding RL load, (ii) three-phase rectifier feeding RC load,
(iii) dynamic load variation and (iv) unbalanced load. Table 1 indicates the specification of the system
parameters used in the simulation.
Table 1. Parameters of the system.
Phase Voltage and Frequency Vsrms = 230 V and fs = 50 Hz
Impedance of the line Rs = 0.1 Ω, Ls = 4 mH
Nonlinear load of current source type RL = 50 Ω, LL = 10 mH
Nonlinear load of voltage source type
5th tuned PPF parameters
7th tuned PPF parameters
RL = 32 Ω, CL = 1000 μF
R = 0.1 Ω, L = 10 mH, C = 40 μF
R = 0.1 Ω, L = 7 mH, C = 30 μF
DClink voltage and capacitance Vdc = 25 V, Cdc = 6600 μF
Parameters of the outer loop PI controller k1 = 0.22 and k2 = 15.85
Inner loop PI controller parameters KP = 0.6 and KI = 1.2
3.1. Performance of Shunt HPF to the Nonlinear Load of Current Source Type
The three-phase mains supply a diode bridge rectifier, whose output is wired to a balanced
R-L load, which imposes a typical nonlinearity, resulting in harmonic currents at the supply end.
The proposed hybrid shunt compensator is wired at PCC as shown in Figure 1. The results are shown
in Figure 4a–e covering the waveforms of the supply voltage, currents of the load, source current after
compensation, currents of the compensator and DC link voltage, respectively. The waveform depicts
that the supply current waveform is almost sinusoidal after compensation and the DC link capacitor
voltage is maintained constant. Figure 5 depicts the simulation results covering the harmonic spectrum
of the supply current before and after compensation. The results indicate that the THD of the supply
current is reduced from 25.74% without compensator to 4.68% with compensator. It is seen that the
proposed control strategy with shunt HPF can mitigate the current harmonics present in the supply
system within the limit specified by IEEE 519-1992 standards.
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Figure 4. Performance of the compensator to the nonlinear load of current source type.
 
Figure 5. FFT analysis of the supply current with and without compensator.
3.2. Varying Three-Phase Rectifier-Fed RL Load
Since the load in a distribution system can vary concerning time, it is essential to verify the
suitability of the designed filter under varying load conditions. The simulation results for sudden
change of load current from 9.74 A (rms) to 17.17 A at t = 4 s and restoration of the same to the previous
value at t = 4.1 s are presented in Figure 6a–e covering source voltage, load current, source current,
compensator current and DC link voltage waveforms, respectively. The THD of the supply current
before step change in the load current has been improved from 25.74% without compensator to 4.55%
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with compensator. Similarly, after a step change in the load current, the supply current THD has
been reduced from 23.06% to 4.14% with compensator. In both the cases, the compensator is capable
of maintaining the THD of the source-side current within the limit specified by the IEEE 519-1992
standards. It is observed from Figure 6e,c that the compensator is able to maintain the DC link voltage
as constant and supply current waveforms to be sinusoidal.
Figure 6. Response of the compensator to sudden change of load current.
3.3. Three-Phase Rectifier-Fed RC Load
The load in the simulation schematic is replaced by an R-C circuit with parameter values as shown
in Table 1 and the simulation is executed to obtain the performance of the compensator. Figure 7a–e
shows the source voltage, load current, supply current after compensation, compensator current and
DC link voltage waveforms, respectively. It is observed from the figures that the DC link voltage
of the compensator is maintained constant during compensation, and the supply current variation
approaches a sinusoidal waveform. Figure 8 shows the harmonic spectrum of line currents from mains
before and after compensation. It shows that the THD of the source current is reduced considerably
from 27.49% to 4.08%. The system is highly nonlinear and subjected to disturbances due to loading.
Hence, in practice, the DC link voltage varies slightly due to ripples and disturbances inherent in the
operation of the compensator.
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Figure 7. Performance of compensator for voltage source type nonlinear load.
Figure 8. Harmonic spectrum of supply current before and after compensation.
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3.4. Varying Three-Phase Rectifier-Fed RC Load
By introducing a 100% step increase followed by a similar decrease in the load current of the R-C
circuit, the ability of the hybrid compensator to mitigate the harmonic current under varying load
conditions is examined in the simulation setup. The results of this simulation, where the load current
changes from 16.05 A (rms) to 30.32 A at t = 2 s and restoration of the same to 16.05 A are shown
in Figure 9a–e. These depict the supply voltage, load current, supply current after compensation,
compensator current and the DC link voltage, respectively. The obtained results indicate that the
desirable features in the performance of the hybrid filter are maintained even after the step changes
in the load within a very short time. The THD of the source current has been reduced from 27.49%
without compensator to 3.46% with compensator before the step change is made in the load current.
Similarly, the THD has been reduced from 20.91% to 4.77% after the step change. It is seen that the
compensator operation reduces the harmonic content within a THD of 5%, in addition to maintaining
a steady DC link voltage.
Figure 9. Performance of the compensator for variation in three-phase rectifier-fed RC load.
92
Electronics 2019, 8, 42
3.5. Unbalanced Loading Condition
To study the performance of a shunt hybrid power compensator employing synchronous rotating
reference-based nonlinear control method, an unbalance in load is created by connecting a single-phase
rectifier feeding R-L load across the phase ‘a’ and phase ‘b’ of the supply system. The compensation
performance at steady state of the proposed compensator, such as the supply voltage, load current,
supply current, compensator current and DC link voltage waveforms, is depicted in Figure 10a–e.
The THD of supply phase ‘a’ current is reduced from 9.46% to 2.54% after compensation. Similarly,
supply phase ‘b’ current has been reduced from 7.04% to 1.91%, while phase ‘c’ current has been
reduced from 25.47% to 5.37%.
Figure 10. Performance of the compensator to the unbalanced nonlinear load.
It is seen from the obtained results that the proposed control method with shunt hybrid
compensator effectively compensates the harmonic distortion present in the supply current under
unbalanced loading conditions.
Since the load in a distribution system can vary with respect to time, it is essential to verify the
suitability of the designed filter under varying load conditions. During dynamic variations in the load
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current and unbalance, as shown in Figures 6, 9 and 10, the compensator is able to maintain constant
DC link voltage as well as reduce the amount of harmonics present in the system.
4. Hardware Fabrication
A prototype of the distribution system along with the passive and active parts of the hybrid
compensator has been fabricated and experimental work on the same was carried out. Figure 11 shows
the overall setup of the experimental work. The active filter part of the prototype has been developed
using intelligent power module PEC16DSMO1. The IPM consists of a three-phase six-pulse inverter
with six IGBT semiconductor power switches and is controlled in real time based on the software
control program from the SPARTAN-6 FPGA development board. These IGBT switches are capable of
operating at high frequencies of the carrier waveform up to 20 kHz.
 
Figure 11. Experimental setup.
4.1. Hardware Resultsand Discussion
A series of experiments involving different types of loads and their dynamic variations have been
conducted, and the performance of the compensator has been evaluated. A six-channel YOKOGAWA
Power Quality Analyser has been used to capture the signals such as supply voltage, source current,
load current, compensator current and DC link voltage. The hardware system parameters are shown
in Table 2
Table 2. Experimental circuit parameters.
Active Power Filter
Intelligent Power Module (IPM)
PEC16DSMO1 with 6 IGBT Switches
IGBT rating 25 A, 1200 V
Switching frequency of APF switches 2 kHz
Current sensors LTS 25-NP
Voltage sensors LV 25-P
Filter inductors 7 mH and 10 mH
Filter capacitors 30 μF and 40 μF
DC link capacitor 6400 μF
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4.1.1. Performance of the Compensator for Current Source Type Nonlinear Load
Figure 12 shows the experimental response of the compensator for the current source type
nonlinear load. The compensation performance of the hybrid filter has been verified by turn on the
compensator at the point ‘S’ as shown in Figure 12. It is seen from the figure that the source current
becomes sinusoidal after the operation of compensator at point ‘S’. The harmonic spectrum of the
source current without and with compensator is shown in Figure 13a,b and it is observed that the THD
of the source current has been reduced from 26.225% to 2.212%.
 
 
 
 
 
 
 
 
 
 
Figure 12. Hardware response of the compensator for current source type load.
(a) (b) 
Figure 13. FFT spectrum of source current (a) before compensation and (b) after compensation.
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4.1.2. Performance of the Compensator for Varying Current Source Type Nonlinear Load
The performance of the hybrid compensator has been verified experimentally by creating a step
change in the load current at ‘A’ as shown in Figure 14. It is observed that the source current in all
the three phases are sinusoidal and the compensator is able compensate the harmonic distortion even
after a step change in the load current. The THD of the source current after compensation has been
observed as 3.26%, which is less than 5% as specified by IEEE 519-1992 standards.
Figure 14. Performance of the compensator for time-varying current source type nonlinear load.
4.1.3. Performance of the Compensator for Voltage Source Type Nonlinear Load
The performance of the compensator for voltage source type nonlinear load has been
experimentally verified by connecting the nonlinear load in the three-phase supply system. Figure 15
shows the three-phase source currents of all phases individually, compensator current of one phase,
load current of one phase and DC link voltage, respectively. It is seen that the supply current after
compensation is sinusoidal without distortion and the DC link voltage of the compensator is also
maintained constant.
The FFT spectrum of the source current before and after compensation is shown in Figure 16a,b,
respectively. It is observed from the FFT spectrum that the supply current harmonics have been
reduced from 67.795% without compensator to 4.136% with compensator. It has been confirmed from
the above results that the designed control strategy with proposed shunt hybrid power compensator
is able to effectively compensate both the types of nonlinear load distortions present in the supply
current. It is observed that the experimental work results are closely matching with simulation work
results in all cases and the obtained performance waveforms are also matching with each other.
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Figure 15. Performance of the compensator for voltage source type nonlinear load.
 
(a) (b) 
Figure 16. FFT Spectrum of source current (a) before compensation and (b) after compensation.
4.1.4. Performance Comparison and Discussion
Performance of the proposed hybrid filter with the adopted control strategy has been compared
with some other control methods proposed in the literature. Table 3 shows the comparison of various
control techniques proposed in the literature for harmonic reduction. It is clearly understood from
Table 3 that the synchronous rotating reference theory based nonlinear control with the adopted
hybrid filter topology proposed in this work gives better THD in the source current during supply
feeds of different types of nonlinear loads. Most of the techniques proposed in the literature cover
only current source type nonlinear load. In this work, different types of nonlinear loads and various
loading conditio..ns are considered during simulation and experimental work. The experimental
work has been carried out for low current rating nonlinear loads compared to the simulation work.
Hence, it has been observed that the experimental THD values are better than the simulation results.
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Furthermore, the hardware setup has been developed for low rating loads only due to the cost.
The results of simulation indicate effectiveness of the compensator topology and versatility of the
control scheme for meeting the requirements of a set of nonlinear loads indicated above. In addition,
the kVA ratings of the designed active filter for both types of load are only a small percentage of the
respective load ratings, which is a major advantage of this scheme. Although the overall performance
of the hybrid compensator has been highly satisfactory, while covering alternate cases of load, their
fluctuations and unbalance, it appears that the PI controller-based algorithm shows a minor deficiency,
when the passive filter parameter values undergo even minor changes. This can be traced to the
presence of fixed values of the PI controller gain and time constant parameters. A possible and feasible
solution to this issue of filter parameter variations is to adaptively adjust the PI parameters’ value.
Although a three-phase distribution system for power quality enhancement has been considered in
this paper, it is limited to a three-wire system only with isolated neutral. Hence, issues arising out of
zero-sequence currents due to load unbalance have not been considered. This research work can be
extended for a three-phase, four-wire system. Further, incorporation of controllers utilizing various
other soft computing techniques like neural, fuzzy-neural and genetic algorithms can be carried out as
further work.
Table 3. Comparison of the performance of various control techniques.
Control Methods
SRF Theory-Based
Nonlinear Control
for SHAPF [13]
p-q Theory-Based
Control for SHAPF
[26]
SRF Theory-Based
Control for
SHAPF [27]
Parallel
Connected
SHAPF [28]
THD% Three-phase
rectifier-fed RL load 4.6 4.32 - 4.3
THD% Three-phase
rectifier-fed RC load 4.08 4.15 - -
Unbalanced load % THD 2.29 to 4.80 - 1.18 to 2 4.5 to 4.7
DC link voltage 25 VAPF rating is less
50 V
APF rating is moderate
220 V
APF rating is more
26 V
APF rating is less
5. Conclusions
A three-phase hybrid compensator scheme discussed in this paper is configured with 5th and 7th
selective harmonic elimination passive filter in series with an active filter in the form of an IGBT-based
PWM inverter, triggered using a control algorithm, based on a synchronously rotating reference frame
(SRRF) in the d-q axis. The overall objective is to improve the steady state power factor and to ensure
dynamic harmonic compensation at the supply side of three-phase mains. Accordingly, the entire
system is simulated using Simulink and the results are presented, covering a set of nonlinear loads.
The simulation results indicate the effectiveness of the compensator topology and versatility of the
control scheme for meeting the requirements of a set of nonlinear loads. It is seen that significant
reduction of source current THD is obtained within limits specified by IEEE 519-1992 standard along
with excellent regulation of the DC link voltage.
A series of experiments were carried out using the above prototype along with alternate nonlinear
loads and the overall performance of the hybrid filter was recorded using six channels DSO. The THD
values as measured by the DSO over a series of experiments were found to be closely matching with
corresponding THD values obtained during simulation for all loading conditions. It is further verified
that the experimental results compared favourably with the simulation waveforms, thereby validating
the simulation model. The experimental results confirm the effectiveness of the SRRF-based control
strategy for the hybrid compensator scheme to achieve source side current harmonics reduction and
power factor improvement to near unity.
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Abstract: Since the parasitic voltage ringing and switching power losses limit the operation of
active devices at elevated frequencies; therefore, a higher-order inductor-capacitor (LC) filter is
commonly used, which offers extended attenuation above the cutoff frequency and thus, improves
the total harmonic distortion (THD) of the amplifier. This paper applies the concept of integral
sliding-mode control to a fourth-order class-D amplifier. Two fixed-frequency double integral
sliding-mode (FFDISM) controllers are proposed, where one uses the inductor current while the other
involves the capacitor current feedback. Their equivalent control equations are derived, but from
the realization viewpoint, the controller using the capacitor current feedback is advantageous and,
therefore, is selected for final implementation. The performance of the proposed FFDISM controller
for fourth-order GaN class-D amplifier is confirmed using simulation and experimental results.
Keywords: fixed-frequency double integral sliding-mode (FFDISM); class-D amplifier; Q-factor;
GaN cascode
1. Introduction
For decades, silicon transistors have dominated the power amplifiers industry due to the low-cost
and well-established fabrication technology. Since the transistors in a linear power amplifier operate
in the active region where power dissipation is significant, thereby they experience poor efficiency.
In addition to advanced fabrication techniques like laterally diffused metal oxide semiconductor
(LDMOS) [1,2], different control strategies such as Doherty’s architecture and load-modulation were
adopted to improve the efficiency of a linear amplifier [3]. Due to a narrow margin for improvement
left in Si, the demand for high operating voltage, temperature and efficiency has enabled the trend
towards wide band-gap (WBG) materials. The attractive features such as a high electric breakdown
field, low thermal impedance, and saturated electron drift velocity, motivated their rapid substitution
for Si counterparts [4]. Particularly, GaN high electron mobility transistor (HEMT) has become a
potential candidate for large bandwidth and low-noise power amplifiers [5].
The earlier release of high-power GaN HEMT was a depletion-mode device also referred to as
normally-on FET [6]. Since it requires additional control and protection circuitry for a safe power-up
of power converters built with normally-on FETs, therefore, enhancement-mode FETs are preferred
over depletion-type devices. There were several attempts made to fabricate a normally-off GaN
HEMT, including a recessed gate structure [7], Si substrate with p-type GaN [8], and fluorine plasma
treatment [9]. However, due to a low threshold and gate breakdown voltages, the proposed HEMTs
are vulnerable to spurious turn-on and gate failure. Alternatively, to achieve a normally-off GaN
HEMT, a cascode configuration has been proposed by combining the GaN HEMT with a low-voltage Si
metal oxide semiconductor field effect transistor (MOSFET) [10]. Due to the low-cost leaded packages
and superior characteristics, GaN cascode is a dominating power device and is preferred over the
enhancement-mode HEMTs [11]. They are commonly available in TO-220 package, which enables
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easy assembling of the heat-sink and does not need special equipment for soldering to printed circuit
board (PCB).
The class-D amplifier motivated by its high-efficiency (ideally 100%) encodes the reference signal
into a pulse-width modulation output using a switching power circuit, with pulse-width proportional
to the amplitude of the reference signal [12]. Since the operation of active devices in either the cutoff
or saturation region significantly reduces the power dissipation, therefore, the heat sink requirement
relaxes. In the case of battery-powered devices, high efficiency means longer battery life. Thus, class-D
amplifier is the ideal choice for miniaturized high-power amplification as compared to the class-A,
class-B and class-AB. Today, in addition to the stereo system, class-D amplifiers are also used in
a high-precision control application, including the wafer positioning system, magnetic resonance
imaging (MRI), and power hardware-in-loop simulation (PHIL) [13,14].
An LC filter demodulates the output pulse-train by attenuating high-frequency content and
produces the amplified output with minimum distortion. More LC stages are commonly added at the
output of a class-D amplifier to meet the desired level of THD at a given switching frequency [15].
Low THD amplifier with high-power capability has applications in AC power sources and is used
for the emulation of certain characteristics of an electrical system. However, the higher-order class-D
amplifier causes an irregular-shaped frequency response due to multiple resonant frequencies in the
uncompensated architecture [16]. Furthermore, the peaking at resonant frequency increases with an
increase in load resistance and approaches zero-damping under the no-load condition. Therefore, it is
required to have well-damped characteristics of a higher-order class-D amplifier, almost independent
of load variations.
The feedback compensation of a class-D amplifier with a single LC stage is extensively investigated
in the literature [17,18]. However, for the fourth-order system, the reported passive damping uses
a low-valued resistor in series with filter capacitors to flatten the frequency response, at the cost of
reduced efficiency [19]. Feedback controller supplemented with passive damping was adopted in
Reference [20], which results in relatively lower power losses. In addition to an RL-branch between
the capacitive filter of the first and inductive filter of the second LC stage, authors in Reference [21]
proposed a multi-loop controller. Employment of such networks degrades the efficiency, which is the
sole advantage of the class-D amplifier. Since passive damping negatively affects the efficiency of the
amplifier, the application of high-cost GaN cascode becomes vestigial.
A purely feedback-controlled fourth-order class-D amplifier presented in Reference [22], achieved
a peak efficiency of 87%. However, the controller was extremely complex as it requires feedback from
all four state-variables. Feedback compensation using an integral sliding-mode (ISM) controller of the
fourth-order class-D amplifier has been recently reported in Reference [23]. Nevertheless, it is inhibited
for use due to the variable switching frequency nature of hysteretic modulation (HM) [24,25]. Therefore,
a promising feedback controller with pulse-width modulation (PWM) is required, which ensures fixed
switching frequency, flatter frequency response, reduced tracking error and a high-efficiency.
Since the equivalent control of a fixed-frequency sliding-mode controller is extracted from the
sliding-surface by a differentiation operation [26]. Therefore, it is obvious to add a double integral
term in the sliding-surface essential for ensuring reduced steady-state error [27,28]. However, the
design of the sliding-surface becomes more challenging and would require tedious manipulations
while deriving the equivalent control [29,30]. Moreover, due to a number of feedback signals, the
resulting controller may not be practical. Thus, the FFDISM is proposed here, with two different
control structures based on sliding-surfaces: One uses the inductor current while the other utilizes the
capacitor current feedback to flatten the frequency response. The controller that offers high efficiency
and realization using reduced opamp count is implemented for experimental verification.
The rest of this paper is organized as follows: Section 2 presents the mathematical model of the
fourth-order class-D amplifier, which is an essential step for filter and controller design. Section 3
focuses on the derivation of the equivalent control for the two controllers where one uses the inductor
current while the other involves the capacitor current feedback. In Section 4, the circuit realization
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of the proposed controllers is discussed. Simulation and experimental results are given in Section 5,
followed by conclusion in Section 6.
2. Modeling of Fourth-Order Class-D Amplifier
The role of the second LC stage is to improve the THD by reducing the residuals of switching
harmonics [31]. It is important to investigate the effect of the additional LC stage on frequency response
using average modeling, in order to ease the controller design process. Modeling of the power stage
presented here neglects the non-idealities such as the forward voltage drop in the diode, conduction
resistance of MOSFET and dead-time delay. Figure 1a,b shows the equivalent circuits during the two
class-D operation modes determined by the control signals, i.e., uH and uL. These switching signals
can attain the binary values; 1 and 0 for the on and off state of MOSFET respectively. For uH = 1, the
low-side GaN cascode SL is in the off-state while the high-side SH is in the conduction state, and the
voltage vs clamps to VIN/2 as shown in Figure 1a. Similarly, for uH = 0, voltage vs clamps to −VIN/2 as
shown in Figure 1b. The dynamic equations of the converter for each switching state are expressed as{
LAd
diLA
dt = d
VIN
2 − vA when uH = 1
LAd
diLA
dt = −d VIN2 − vA when uH = 0
(1)
The subscript “A” and “B” depict parameters of the first and second LC stage. Thus, LA, iLA,
and vA are the inductance of the first LC stage, the current through LA, and the voltage across CA
respectively. VIN is the source, and vo is the output voltage. The average-model of the class-D amplifier,
by combining (1) using duty cycle dH = avg(uH) is expressed as
LA
diLA
dt =
VIN
2 (2dH − 1)− vA
CA
dvA
dt = iLA − iLB
LB
diLB
dt = vA − vB
CB
dvB
dt = iLB − vBR
(2)
where LB, iLB, and vB are the inductance of the second LC stage, the current through LB, and the voltage
across CB, respectively, and the load resistance is denoted by R. The dynamics of the class-D amplifier
may also be written in state-space form as
.
x = f (x, t) + g(x, u, t) (3)
where x is the state vector, and f and g are functions of the state vector explicitly given in (4).⎧⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎩
x =
[
iLA vA iLB vB
]T
f (.) =
⎡⎢⎢⎢⎣
0 −1LA 0 0
1
CA
0 −1CA 0
0 1LB 0
−1
LB
0 0 1CB
1
RCB
⎤⎥⎥⎥⎦, g(.) = [ VIN2L (2dH − 1) 0 0 0 ]T (4)
The open-loop transfer function from vS to output voltage vo can be deduced from (4) as:
vo(s)
vS(s)
=
R
s4LALBCACBR + s3LALBCA + s2(LACA + LBCB + LACB)R + s(LA + LB) + R
(5)
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(a) (b) 
Figure 1. Equivalent circuits of fourth-order GaN class-D amplifier when (a) uH = 1 (b) uH = 0.
Figure 2 shows the frequency response of the fourth-order class-D amplifier in an open-loop
configuration. Using the filter values set (i) in Table 1 results in resonant frequencies at 14 kHz and
51 kHz, as shown in Figure 2a. The two frequencies are somewhat close to each other as the relations
between the inductances and capacitances of the two stages are LA = 2LB and CB = 2CA respectively.
The frequency response is repeated in Figure 2b using the filter values from the set (ii) in Table 1,
resulting in resonant frequencies at 14 kHz and 114 kHz. It indicates that the first resonant frequency is
independent of LB and merely depends on LA, CA, and CB. Moreover, the separation between the two
frequencies determines the damping of the second resonance. The second frequency can be displaced
adequately by using an appropriate integer multiplier n ≥ 2 such that LA = nLB [9]. It is also noted
that the resonant peaking increases with the load resistance and approaches zero-damping under a
no-load condition.
(a) (b) 
Figure 2. Open-loop frequency response of GaN class-D amplifier with fourth-order filter using
(a) value set-i in Table 1 and (b) value set-ii in Table 1.
Table 1. Parameters of GaN class-D amplifier with fourth-order filter.
Parameter Symbol
Value Set
i ii
source voltage VIN 100 V 100 V
first stage filter LA, CA 36 μH, 1 μF 36 μH, 1μF
second stage filter LB, CB 18 μH, 2 μF 3 μH, 2 μF
To improve the frequency response of fourth-order GaN class-D amplifier, the FFDISM controller
is proposed. Two different sliding-surfaces are proposed; each includes an extra current term (either
inductor or capacitor current of the first LC stage) in addition to voltage error in the state variables.
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The coefficients of the sliding-surfaces are determined using the stability condition. The controller
using capacitor current is compared to the controller with an inductor current in terms of high-efficiency
and ease of implementation. The simulation and experimental results are presented to verify the
performance of the FFDISM controller using capacitor current feedback.
3. FFDISM Controller of Fourth-Order GaN Amplifier
The design starts by proposing a sliding-surface as a function of state-variables followed by the
derivation of the equivalent control, and finally choosing the coefficients of the sliding-surfaces using
stability condition [32,33]. Two different sliding-surfaces are proposed here; the first includes the
inductor current feedback while the later employs capacitor current feedback.
3.1. Inductor Current Feedback
The state-variables for FFDISM controller are denoted by δ1 and δ2 and expressed as{
δ1 =
∫
e dt − ρLAiLA
δ2 =
∫ {
(
∫
e dt )− ρLAiLA
}
dt
(6)
where e is the voltage error between reference signal vref and scaled down output voltage βvo, iLA
is inductor current feedback, ρ and β are scaling factors. Differentiating the set of equations in (6),
substituting from (4) gives: ⎧⎨⎩
.
δ1 = (vref − βvo)− ρ
(
VIN
2 m − vA
)
.
δ2 =
∫ (
vre f − βvo
)
dt − ρLAiLA
(7)
where m = 2dH − 1 is the modulation signal.
The sliding-surface is proposed as the weighted sum of δ1 and δ2 and expressed as
S1 = γ1δ1 + γ2δ2 (8)
where the weights γ1 and γ2 are sliding coefficients. By differentiating the sliding-surface in (8), using
(4), and finally solving 1 = 0 for mequ gives the equivalent control [34] as
mequ
(
βVIN
2
)
= −
(
LA
γ2β
γ1
)
iLA + βvA +
(
β
ρ
)
(vref − βvo) +
(
γ2β
γ1ρ
)∫ (
vre f − βvo
)
dt (9)
where the equivalent control is bounded as |mequ| ≤ 1. By further manipulation, the equivalent
control signal as a function of controller gains can be expressed as
mequ
(
βVIN
2
)
= vm = −α1iLA + βvA + α2(vref − βvo) + α3
∫ (
vre f − βvo
)
dt (10)
where
α1 =
(
LA
γ2β
γ1
)
, α2 =
(
β
ρ
)
, α3 =
(
γ2β
γ1ρ
)
(11)
The gains α1, α2, and α3 derived using the necessary existence and stability condition determines
the controller performance. The selected range of gains using existence condition determines the
region where state trajectory will always be directed to the sliding-surface. By satisfying the Lyapunov
condition 1 × S1 < 0, gives the existence condition:⎧⎨⎩ β
(
VIN−2vA
2
)
> −α1iLA + α2(vref − βvo) + α3
∫ (
vre f − βvo
)
dt
β
(
VIN+2vA
2
)
> α1iLA − α2(vref − βvo)− α3
∫ (
vre f − βvo
)
dt
(12)
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The stability condition can be derived by substituting 1 = 0, which results in the following
characteristic equation
γ1
.
e1 + γ2
.
e2 = 0
⇒ γ1
.
δ1 + γ2δ1 = 0
(13)
where the straightforward criterion γ2/γ1 > 0 ensures the asymptotic stability. Therefore, the ratio of
sliding coefficients is chosen as γ2/γ1 = 1.5πf b where f b is the natural frequency of the closed-loop
system. Using LA = 33 μH, f b = 10 kHz and β = ρ in (11) gives the controller gains as:
α1 =
(
LA
γ2β
γ1
)
= 0.067, α2 =
(
β
ρ
)
= 1, α3 =
(
γ2β
γ1ρ
)
= 47124 (14)
3.2. Capacitor Current Feedback
The controller design procedure is repeated using a different sliding-surface which involves
capacitor current iCA. The state-variables for FFDISM controller are redefined as Δ1 and Δ2{
Δ1 =
∫
e dt − σLAiCA
Δ2 =
∫ {
(
∫
e dt )− σLAiCA
}
dt
(15)
where e is the voltage error between reference signal vref and scaled down output voltage βvo, β and σ
are scaling factors. Differentiating Equation (15) and substituting (4) gives{ dΔ1
dt = (vref − βvo)− σLA ddt (iLA − iLB)
dΔ2
dt =
∫ (
vre f − βvo
)
dt − σLAiCA
(16)
The sliding-surface for the FFDISM controller is defined as
S2 = ς1Δ1 + ς2Δ2 (17)
where ς1 and ς2 are sliding coefficients. The equivalent control [34] is obtained by differentiating the
sliding-surface S2, using (4) and finally solving 2 = 0 for equivalent control mequ
mequ
(
βVIN
2
)
= −
(
LA
ς2β
ς1
)
iCA + βvo +
βLA
LB
(βvA − βvo) +
(
β
σ
)
(vref − βvo) +
(
ς2β
ς1σ
)∫ (
vre f − βvo
)
dt (18)
By further manipulation, the equivalent control signal as a function of controller gains can be
expressed as
mequ
(
βVIN
2
)
= vm = −λ 1iCA + βvo + λ 2(vref − βvo) + λ 4(βvA − βvo) + λ 3
∫ (
vre f − βvo
)
dt (19)
where
λ 1 =
(
LA
ς2β
ς1
)
, λ 2 =
(
β
σ
)
, λ 3 =
(
ς2β
ς1σ
)
, λ 4 =
(
βLA
LB
)
(20)
The controller gains λ1, λ2, λ3, and λ4 are derived using existence and stability conditions.
Satisfying the Lyapunov condition 2 × S2 < 0, ensures the existence condition:⎧⎨⎩ β
(
VIN−2vo
2
)
> −λ 1iCA + λ 2(vref − βvo) + λ 4(βvA − βvo) + λ 3
∫ (
vre f − βvo
)
dt
β
(
VIN+2vo
2
)
> λ 1iLA − λ 2(vref − βvo)− λ 4(βvA − βvo)− λ 3
∫ (
vre f − βvo
)
dt
(21)
The stability condition can be derived using = 0, which gives the characteristic equation as
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ς1
dΔ1
dt + ς2
dΔ2
dt = 0
⇒ ς1 dΔ1dt + ς2Δ1 = 0
(22)
The criterion ς2/ς1 > 0 ensures stability. Therefore, the ratio of sliding coefficients is chosen as ς2/ς1
= πf b where f b is the natural frequency of the closed-loop system. The controller parameters, using
f b = 10 kHz and β = σ in (20), are given as:
λ 1 =
(
LA
ς2β
ς1
)
= 0.045, λ 2 =
(
β
σ
)
= 1, λ 3 =
(
ς2β
ς1σ
)
= 31416, λ 4 =
(
βLA
LB
)
= 0.08 (23)
The two FFDISM configurations corresponding to sliding-surfaces S1 and S2 are implemented by
translating their respective equivalent control equations to analog systems. The FFDISM controller
implemented using (10) is shown in Figure 3a, where the difference between the scaled output voltage
βvo and reference signal vref, is applied to the proportional integral (PI-type) controller. In addition to vo,
it also requires feedback voltage vA and current iLA from the first LC stage. The closed-loop response is
determined by the gains α2 − α3 and plays the important role of the error signal e processing. Similarly,
Figure 3b shows the FFDISM controller involving the capacitor current iCA feedback implemented
using (19) where the gains λ1 − λ4 determine the response of the closed-loop system. It is observed that
the FFDISM controller for fourth-order class-D amplifier requires more feedback variables, i.e., beside
iLA and iCA the controller in Figure 3a,b respectively requires βvA and β(vA − vB). These additional
variables make the circuit implementation more challenging. Therefore, it is important to select the
controller that in addition to shaping the frequency response also offers ease of circuit implementation.
 
(a) (b) 
Figure 3. FFDISM controller of fourth-order class-D amplifier using (a) iLA feedback (CNRL1) (b) iCA
feedback (CNRL2).
4. Realization of FFDISM Controller
High switching frequency necessitates the analog implementation of the controller using low-cost,
single-supply opamps. Figures 4 and 5 show the circuit realization of FFDISM controllers for
fourth-order GaN class-D amplifier, with additional iLA and iCA feedback respectively. For ease
of reference, the controller involving inductor current and capacitor current is pointed as CNRL1
and CNRL2 respectively. Single-supply opamps are used due to its rail-to-rail input and low power
consumption as compared to the dual-supply counterparts. The Vcc and Vb are opamps dc supply
and mid-point bias voltage respectively. Here, both FFDISM designs are evaluated to find the one that
offers ease of implementation, determined by the required number of opamps. The additional voltage
feedback signals, i.e., vA in CNRL1 and β(vA − vB) in CNRL2 unanimously increases the opamp count.
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However, dc-biasing of iLA is required, which increases the opamp count in CNRL1 as compared
to CNRL2.
Figure 4. Circuit realization of FFDISM controller with iLA feedback (CNRL1).
Figure 5. Circuit realization of FFDISM controller with iCA feedback (CNRL2).
Furthermore, the capacitor current iCA in CNRL2 is bidirectional and therefore, can be sensed
using a low-cost current transformer as there is no saturation problem. A sense resistor RSC across the
secondary of the current transformer converts the current signal into the voltage signal and adequately
scales, i.e., λ1 = 0.01RSC. This RSC carries low-current and thus, does not affect the efficiency. On the
other hand, the sense resistor for the inductor current iLA feedback in CNRL1 can cause a significant
reduction in overall efficiency. It is concluded that CNRL2 offers improvement in efficiency and
requires fewer numbers of opamps as compared to CNRL1. Therefore, FFDISM controller using the
capacitor current iCA is finally implemented for experimental testing.
In Figure 5, the voltage at node A is the scaled and biased output voltage, with the scaling factor
determined by the ratio β = R2/R1 = R4/R3 = 4 kΩ/100 kΩ. Meanwhile, Cmp2 inverts and adds bias
Vb to vref as the waveform shows at node B, with the resistors R5 = R6 = R7 = 200 kΩ. The opamp
Cmp3 serves as a proportional integral (PI-type) controller, where capacitor CF and resistors RF, RG,
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and RH together determine the proportional and integral gains as λ2 = RF RG and λ3 = 1/CFRG. Since
modulating signal is referenced to Vb = +2.5 V, the carrier signal is also biased to the same dc-level,
where its peak, denoted as hat{Vc} is given by βVIN/2 = 2 V.
A prototype of the fourth-order GaN class-D amplifier has been built using the GaN cascode
transistor, with the top and bottom sides shown in Figure 6a,b respectively. GaN cascode is realized
by combining a low-voltage Si MOSFET with a high-voltage GaN HEMT to exhibit low-conduction
and switching power losses. The TPH3006PD (Transphorm Inc., San Jose, CA, USA) available in
TO-220 package is used to realize the power circuit. A conventional totem-pole gate driver with a
low-valued gate resistance of 3 Ω is used to enable fast switching. The parasitic inductances of the
package are high, which is responsible for drain voltage overshoot followed during turn-off transient.
Therefore, an resistor-capacitor (RC) snubber across the low-side GaN cascode is used to suppress
undesired oscillations. Three 150 μF electrolytic capacitors are connected in parallel to achieve high
bus capacitance and reduce the effect of interconnection inductances.
 
(a) (b) 
Figure 6. Prototype of GaN class-D amplifier (a) top-side (b) bottom side.
5. Results and Discussion
In this section, the performance of the proposed FFDISM controller is evaluated using simulation
and experimental results. First, the frequency response and step response of the closed-loop system
based on control diagram reduction are presented. This fundamental technique is useful to investigate
the effect of the inner-loop on the compensation of resonance. Furthermore, computer–based circuit
simulator i.e., Plexim Plecs is used to analyze the transient behavior of class-D amplifier using different
resistive loads. Finally, experimental results are presented for validation of FFDISM controller.
5.1. Simulation Results
Figure 7a shows the multi-loop control diagram of the class-D amplifier, while the equivalent
reduced form is shown in Figure 7b with the open-loop transfer functions Ho and Go given in (24) and
(25) respectively:
Ho =
vo(s)
vA(s)
=
R
s2LBCBR + sLB + R
(24)
vA(s)
vS(s)
=
vA(s)
vo(s)
× vo(s)
vS(s)
=
s2LBCBR + sLB + R
s4LALBCACBR + s3LALBCA + s2(LACA + LBCB + LACB) + s(LA + LB) + R
(25)
where the parameters of the amplifier are given in Table 1 (value set i), selected using second-order
Butterworth approximation. The feedback gains employed are λ4 = 0.08 and β = 0.04. Figure 8a shows
the frequency response of the closed-loop class-D amplifier using frequency sweep ranging from 10 Hz
to 300 kHz. The frequency response of the FFDISM-controlled amplifier is presented to investigate
the significance of the inner-loop for different values of the capacitor current gain λ1. It is observed
that the controller effectively mitigates the resonant peaks and promises a flatter frequency response,
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almost independent of the load. Further, the proposed control strategy is verified by analyzing the
step response in Figure 8b. The voltage overshoot and oscillations decrease with an increase in the
capacitor current gain λ1.
 
 
(a) (b) 
Figure 7. Closed-loop schematic of the class-D amplifier: (a) multi-loop form (b) reduced form.
(a) (b) 
Figure 8. Effect of capacitor current iC feedback on damping of fourth-order class-D amplifier (a) closed-
loop frequency response for different λ1 and (b) step response for different λ1.
The transient response of fourth-order GaN class-D amplifier is analyzed using a circuit simulator,
which offers a chance to evaluate the correctness of the proposed design. A close match to the
experimental results can be obtained by adding the nonidealities to the simulation. Therefore, parasitic
resistances of 500 mΩ and 200 mΩ are added to the filter inductors and capacitors, respectively.
A sampling time of 1ns is used to capture the simulation results with adequate accuracy at a switching
frequency of 100 kHz. Furthermore, a dead-time of 50 ns is introduced before every switching
transition. Other factors such as delay in gate driver stage, jitters in PWM, finite rise and fall time of
the gate signal are ignored; otherwise, the model takes a long time for solving.
The reference signal is a square wave of 1 kHz frequency, 50% duty cycle and 2 V peak-to-peak
amplitude. Such a reference acts as a series of periodic step changes where the slew rate of the rising
edge indicates the amplifier’s bandwidth. Simulations are performed using the resistive load of 7 Ω
and 14 Ω to observe the change in the voltage overshoot and the settling time with the load. Figure 9a
indicates that the response of the open-loop GaN class-D amplifier is strongly dependent on the load,
and the observed voltage overshoot and settling time are 9.34 V and 0.15 ms, respectively, for R = 7 Ω.
By increasing the load resistance to 14 Ω, voltage overshoot and settling time rises to 13.25 V and
0.21 ms respectively. The FFDISM controller using inductor current is also simulated, and results are
shown in Figure 9b. The improvement in response is observed using the controller gains derived
in (11). Finally, the simulation results for GaN class-D amplifier with FFDISM using the capacitor
current obtained under different loads are presented in Figure 9c. The proposed FFDISM controller
reduces the voltage overshoot and steady-state error to 0.41 V and 0.3 V, respectively, thereby proving
its superiority.
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(a) 
  
(b) (c) 
Figure 9. Simulation-based transient response of (a) open-loop GaN class-D amplifier; (b) FFDISM
controller using inductor current; (c) FFDISM controller using capacitor current.
5.2. Experimental Results
For experimental validation, a prototype of fourth-order class-D amplifier was implemented
on PCB using GaN, available in TO-220 package. Single-supply opamps were used to translate the
equivalent control equation in (19) into the analog controller.
For measurement of the frequency response, sinusoidal reference signals (vref) of different
frequencies ranging from 10 Hz to 50 kHz were applied using a signal generator, and the corresponding
outputs were listed. The voltage gain (Av) was computed for open and closed-loop configurations, as
the ratio of the reference vref to output voltage vo. Figure 10a shows the voltage gain plotted against the
frequency of the reference signal when there is a 10 Ω resistive load. It is noted in open-loop (shown in
blue), that the voltage gain at the 33 kHz resonant frequency is 29.3 which is successfully compensated
by FFDISM controller as depicted in red.
  
(a) (b) 
Figure 10. (a) Frequency response of the open-loop GaN class-D amplifier and with FFDISMC (b)
THD+N the of open-loop GaN class-D amplifier and with FFDISMC.
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Figure 10b shows the THD+N of GaN amplifier against the modulation index, defined as the
ratio of the carrier to reference voltage and can range from 0 to 1. The output voltage vo was recorded
using the data-acquisition card at 5 MSa/s sampling frequency, and the fast Fourier transform (FFT)
was used to extract THD+N. It was observed that FFDISM controlled fourth-order class-D amplifier
achieved improved THD+N as compared to open-loop architecture.
Figure 11a shows the experimental transient response of open-loop GaN class-D amplifier to
a reference square wave of 1 kHz frequency. It is found that with a load resistance of 10 Ω, the
resonant frequencies result in voltage overshoot of 5.2 V. Similarly, the transient response with FFDISM
controller to 1 kHz reference square wave is shown in Figure 11b, with a recorded overshoot of 1.3 V.
Thus it is validated, that the proposed controller improves the transient response of the fourth-order
class-D amplifier.
  
(a) (b) 
Figure 11. Experimental results transient response of: (a) open-loop GaN class-D amplifier; (b) GaN
class-D amplifier with FFDISMC.
Furthermore, the scalogram analysis was performed, which illustrated a combined time and
frequency-domain response of the amplifier. The wavelet transform was applied to represent the
output voltage vo as a weighted sum of the limited duration wavelet functions. Figure 12a shows
the scalogram of the transient response in Figure 11a. A horizontal line in the figure represents a
particular harmonic in the output waveform with its frequency on the y-axis and magnitude given
on the color-bar. Since the square wave is a weighted sum of odd harmonics, the parallel lines below
16 kHz can synthesize it with adequate accuracy. Similarly, the line at 100 kHz is due to residual
switching noise. There is a noticeable activity in the time interval 2–4 ms and 7–9 ms due to voltage
ringing, corresponding to the resonant frequencies at 12.7 kHz and 33 kHz. Figure 12b shows the
scalogram of the transient response in Figure 11b. The shrunken oval-shaped region and the reduction
in magnitude noted on the color-bar verify the effectiveness of the FFDISM controller.
Finally, sinusoidal and triangular signals were generated using the FFDISM controlled GaN
class-D amplifier. Figure 13a shows the 1 kHz sinusoidal output voltage vo and the corresponding
current io of the fourth-order amplifier. Similarly, for a 1 kHz triangular reference, output voltage vo
and current io are shown in Figure 13b. Thus, the effectiveness of the FFDISM controller, proposed for
fourth-order class-D amplifier has been validated. Figure 14 illustrates the efficiency of GaN class-D
amplifier at different operating powers. It is observed that at 150 W power, the amplifier achieves 93%
efficiency. Moreover, the efficiency and bandwidth of the proposed class-D amplifier are compared in
Table 2, against the hysteretic modulation-based implementation. It indicates that the class-D amplifier
with PWM not only gets rid of the variable switching frequency but also improves the efficiency by
reducing switching losses.
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(a) (b) 
Figure 12. Experimental magnitude scalogram of GaN class-D amplifier: (a) open-loop; (b) with
FFDISM controller.
 
(a) (b) 
Figure 13. (a) Experimental result of GaN class-D amplifier with FFDISM controller output voltage vo
and load current io and (b) output voltage vo for reference sine wave vref.
Figure 14. The efficiency of GaN class-D amplifier at different power.
Table 2. Comparative analysis of PWM and Hysteretic modulation based class-D amplifier.
Design Modulation Efficiency (%) Bandwidth (kHz)
[20] Hysteretic 81 4.6
[22] Hysteretic 87 3.5
[35] Hysteretic 84 5
This work PWM 93.2 10
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6. Conclusions
The FFDISM controller has been successfully applied to the GaN-based fourth-order class-D
amplifier. The fourth-order filter has been used to improve the THD of class-D amplifiers, operating
at a relatively lower switching frequency. Two different FFDISM structures were proposed using the
inductor and capacitor current. The advantages offered by the FFDISM controller using the capacitor
current over the counterpart using inductor current feedback are listed as: The bidirectional nature
of the capacitor current demands a low-cost current-transformer for feedback; the current sense
circuit does not affect the overall efficiency; and reduced opamp are required for circuit realization.
A prototype of the amplifier was implemented on a PCB. The experimental results revealed that the
proposed FFDISM controller effectively flattens the frequency response of the fourth-order amplifier,
and results in THD and voltage overshoot of 0.6% and 1 V respectively.
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Abstract: Power Factor Correction (PFC) converters are widely used in engineering. A classical
PFC control circuit employs two complicated feedback control loops and a multiplier, while the
One-Cycle-Controlled (OCC) PFC converter has a simple control circuit. In OCC PFC converters,
the voltage loop is implemented with a PID control and the multiplier is not needed. Although linear
theory is used in designing the OCC PFC converter control circuit, it cannot be used in predicting
non-linear phenomena in the converter. In this paper, a non-linear model of the OCC PFC Boost
converter is proposed based on the double averaging method. The line frequency instability of the
converter is predicted by studying the DC component, the first harmonic component and the second
harmonic component of the main circuit and the control circuit. The effect of the input voltage and
the output capacitance on the stability of the converter is studied. The correctness of the proposed
model is verified with numerical simulations and experimental measurements.
Keywords: power factor correction; line frequency instability; one cycle control; non-linear
phenomena; bifurcation; boost converter
1. Introduction
Power Factor Correction (PFC) plays an important role in electrical engineering [1]. A PFC
converter takes AC voltage as its input and outputs DC voltage. Different from traditional diode
rectifiers, a PFC converter in average current mode has a high power factor. In electrical engineering,
the average current mode Boost PFC converter is widely used. Although the topology of the Boost PFC
is simple, the control circuit is complicated [2–4]. The control circuit consists of two loops. The first
is the current control loop, with the aim of forcing the inductor current to be in the same phase as
the reference. The second loop is the voltage control loop. The design of the voltage control loop is
of great importance because its main objective is achieving a stable system and a near unity power
factor [4]. The dynamics of the PFC converter depends on these two control loops. The traditional
implementation for the PFC converter requires a multiplier, whose output is the reference current
added to the current control loop. The existence of the multiplier increases the control complexity.
The dynamics of the PFC converter has interested many researchers and some non-linear phenomena
have been observed in the last few years [5–13]. In general, there are two kinds of non-linear dynamics
in the PFC converter. The first is the so-called switching frequency instability, which is mainly the
result of bifurcation and chaos caused by the current control loop [5]. The second is the line frequency
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instability, which is the result of bifurcation and chaos caused by the voltage control loop [7–11,14].
Among them, the line frequency instabilities are more detrimental to the normal operation of the PFC
converter, as it changes the power factor to an unacceptable value. The power factor of the converter
is much less than one due to the line frequency instabilities and thus, it is of great importance to
select the appropriate parameters in the design process. In the traditional design, the researchers
adopted the linear system theory and it has been shown that this design cannot predict the line
frequency instabilities in the PFC converter [7]. Therefore, the researchers developed some powerful
methods to compute the boundaries of line frequency stabilities. Among them, the method of harmonic
balance needs an exact computation of the unstable periodic orbit of the control voltage [9]. Harmonic
balance is applied to the model of the converter incorporating the multiplier and Floquet theory
is adopted to decide the stability of the converter. According to Floquet theory, the stability of the
converter is identified by calculating the eigenvalues of the transition matrix of the system. Another
important method is the method of double averaging, which is based on the first harmonic component
in the PFC converter line frequency model [14]. This method is more familiar to many researchers
and engineers. In this paper, the later method is adopted to study the non-linear dynamics of the
continuous conduction mode One-Cycle-Controlled (OCC) Boost PFC converter.
Different from the traditional average current mode PFC converter, the OCC PFC converter
simplifies the control circuit [3]. The one-cycle control belongs to non-linear controls. When this
control method is applied to the PFC converter, the current control loop is replaced by a resettable
integrator. Therefore, only one voltage control loop is required and the multiplier is not needed. It has
been shown that the control circuit of the OCC Boost PFC converter saves space and cost compared to
the traditional PFC Boost converter. In most applications, the voltage control loop is designed based
on the linear system theory and the prediction of dynamics of the converter is also based on the linear
system theory. Therefore, non-linear dynamics of the converter are uncovered. In many applications,
bifurcation and chaos are observed but are not addressed. The reason is that the non-linear systems
theory is not applied to the OCC PFC converter. In this paper, the method of double averaging is
adopted to predict the non-linear dynamics of the OCC Boost PFC converter. Although this method
has been applied to the traditional PFC converter, there is still a problem when applying it to the
OCC PFC converter, because the control circuits in the two converters are totally different and as a
result, some new consequences will occur in the OCC PFC converter. It is important to note that in a
previous study [15], the non-linear dynamics of the OCC PFC converter were observed by experiments
and no effective computation was provided. In the present paper, the computation is based on the
exact non-linear model of the OCC PFC converter and therefore, the conclusions are meaningful in the
design process of the converter.
2. The OCC Boost PFC Converter
2.1. The OCC Boost PFC Converter and Its Control Circuit
The OCC Boost PFC converter consists of a diode rectifier and a boost converter, as shown in
Figure 1. In some applications, the load of the PFC converter is another DC-DC converter. In this paper,
the load of the PFC converter is a resistor, because the emphasis of this paper is on the non-linear
dynamics of the PFC converter. The control circuit in Figure 1 is equivalent to a commercial control IC
IR1150, which is used to verify the theoretical results in this paper. Apparently, this control circuit has
fewer resistors and capacitors than the traditional average current mode PFC converter, where both
the current loop and the voltage loop have at least one resistor and one capacitor. The output of the
converter is divided by R f 1 and R f 2. The divided voltage is connected to the input of an Operational
Amplifier (OA), whose other input is the reference Vre f . In IR1150, the OA is a trans-conductance type
amplifier. The output of the OA is vm, which is the input to a resettable integrator. The output of the
integrator is compared with another voltage composed of vm and the voltage across the current sense
resistor Rs1. The integrator is reset by the output Q of the flip-flop. The sensed voltage is amplified by
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a DC gain GDC = 2.5. The operation of the control circuit is described here. In the beginning of every
switching period Ts, the clock sets the flip-flop and the output Q of the flip-flop turns on the switch S.
At the same time, the integrator outputs the value of the integral of its input signal. When the output
of the integrator exceeds the sum of vm and the sensed voltage, the comparator resets the flip-flop and
the output Q turns off the switch S. Therefore, the diode D turns on. Furthermore, the output Q resets
the integrator until the next clock signal.
vm
vm-GDCRs1iL
Output of the 
integrator
dTs Ts
Figure 1. Circuit diagram of the OCC Boost PFC converter and its operating principle.
2.2. The OCC Boost PFC Converter Model
In this paper, the line frequency dynamics are studied. Therefore, the method of double averaging
is adopted. The method is composed of two averaging processes. The first averaging is applied to
the switching period [16–22]. The converter has two topology structures during one switching period,
and is described by:{
diL
dt =
1
L vin
dvo
dt =
−1
RC vo
(the switch S is on) or
{
diL
dt =
1
L (vin − vo)
dvo
dt =
1
C
(
iL − voR
) (the switch S is off). (1)
By averaging over one switching period, one obtains the following:{
(1 − d)vo = vin − L diLdt
(1 − d)iL = C dvodt + voR
. (2)
From Equation (2), we obtain:
C
2
dv2o
dt
= −v
2
0
R
+ iLvin − L2
di2L
dt
. (3)
It is important to note that the dynamics of the inductor during one switching period can be
omitted when the converter operates stably. Therefore, one has
C
2
dv2o
dt
= −v
2
0
R
+ iLvin. (4)
Based on the operating principle of the converter [3–8], one has:
RsiL(t) = vm/T(d), (5)
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where:
T(d) = vo/vin, Rs = Rs1 × 2.5 (6)
From Equations (5) and (6), we can obtain:
iL(t) = vinvm/(Rsvo). (7)
It is important to note that vin = Vm|sin ωmt|. Substituting Equation (7) into (4), we obtain:
C
2
dv2o
dt
= −v
2
0
R
+
vm
Rsvo
V2m(1 − cos 2ωmt). (8)
On the other hand, the control loop includes the OA. Figure 1 provides the following transfer
function of the OA:
H(s) =
gm(1 + sRgmCz)
s(Cz + Cp + sRgmCzCp)
. (9)
As Cz  Cp, Equation (9) can be written as:
H(s) =
gm(1 + sRgmCz)
sCz
. (10)
Therefore, the voltage control loop in Figure 1 is described by:
Cz
dvm
dt
= gm(Vre f −
R f 2
R f 1 + R f 2
vo)− gmRgmCz
R f 2
R f 1 + R f 2
dvo
dt
, (11)
where gm is the trans-conductance of the amplifier.
From Figure 1, one has:
iL(t) =
vinvmR f 2
Rs
(
R f 1 + R f 2
)
Vre f
. (12)
Therefore, the OCC Boost PFC converter is described by:⎧⎨⎩
C
2
dx2
dt = − x
2
R +
y
Rs(1+β)Vre f
V2m(1 − cos 2ωmt)
Cz
dy
dt = gm(Vre f − 11+β x)− gmRgmCz 11+β dxdt
, (13)
where vm = y, vo = x, β = R f 1/R f 2.
The next step is applying the second averaging for Equation (13). The second averaging involves
taking the moving average over the main period. For any variable u(t) in Equation (13), we have the
following expression based on Fourier analysis [23]:
u(t) ≈ u0 + u1ejωmt + u−1e−jωmt + u2ej2ωmt + u−2e−j2ωmt. (14)
where
uk ≈ ωm2π
∫ t
t− 2πωm
u(τ) exp(−jkωmτ)dτ(k = 0,±1,±2). (15)
It is important to note that u−1 = u
∗
1, u−2 = u
∗
2, where ∗ stands for complex conjugate. Taking the
second averaging on Equation (13) based on Equation (14) and Equations (A1)–(A5) in Appendix A,
one has:
C
2
d
dt
(
x20 + 2x
2
1r + 2x
2
1i + 2x
2
2r + 2x
2
2i
)
+ 1R
(
x20 + 2x
2
1r + 2x
2
1i + 2x
2
2r + 2x
2
2i
)
=
V2in
Rs(1+β)Vre f
(y0 − y2r) . (16)
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C
2
d
dt (x0x1 + x1rx2r + x1ix2i + j(x1rx2i − x1ix2r))
+
(
j ωmC2 +
1
R
)
(x0x1 + x1rx2r + x1ix2i + j(x1rx2i − x1ix2r))
=
V2in
Rs(1+β)Vre f
(
y1
2 −
y∗1
4
) . (17)
C
2
d
dt
((
x∗1
)2
+ 2x0x2
)
+
(
jωmC + 1R
)((
x∗1
)2
+ 2x0x2
)
=
V2in
Rs(1+β)Vre f
(
y2 − 12 y0
) . (18)
Cz
d
dt
y0 = gm
(
Vre f − 11 + β x0
)
− gmRgmCz 11 + β
d
dt
x0. (19)
Cz
(
d
dt
y1 + jωmy1
)
= −gm 11 + β x1 − gmRgmCz
1
1 + β
(
d
dt
x1 + jωmx1
)
. (20)
Cz
(
d
dt
y2 + j2ωmy2
)
= −gm 11 + β x2 − gmRgmCz
1
1 + β
(
d
dt
x2 + j2ωmx2
)
. (21)
Equations (16)–(21) describe the DC component, the first harmonic component and the second
harmonic component of the main circuit and the control circuit, respectively.
3. Stability of the OCC Boost PFC Converter
The stability of the OCC Boost PFC converter was studied based on Equations (16)–(21). To do this,
the DC component, the first harmonic component and the second harmonic component are studied.
3.1. The First Harmonic Component
We obtain the steady-state solution by making all time-derivatives in Equations (16)–(21) equal to
zero. Therefore, Equation (17) becomes:(
j ωmC2 +
1
R
)
(x0x1r + x1rx2r + x1ix2i + j(x0x1i + x1rx2i − x1ix2r))
= V
2
m
Rs(1+β)Vre f
(
y1r
4 + j
3y1i
4
) . (22)
Considering the real and imaginary part of Equation (22), one has:⎧⎨⎩
1
R (x0x1r + x1rx2r + x1ix2i)− ωmC2 (x0x1i + x1rx2i − x1ix2r) = V
2
m
Rs(1+β)Vre f
y1r
4
ωmC
2 (x0x1r + x1rx2r + x1ix2i) +
1
R (x0x1i + x1rx2i − x1ix2r) = V
2
m
Rs(1+β)Vre f
3y1i
4
. (23)
Equation (23) has another form, which is the following:
(
x1r
x1i
)
=
V2m
4Rs(1+β)Vre f(
1
R2
+
ω2mC2
4
)
(x20−(x22r+x22i))
×
⎛⎝ x0−x2rR + ωmCx2i2 −3( x2iR − ωmC(x0−x2r)2 )
− x2iR − ωmC(x0+x2r)2 3
(
x0+x2r
R − ωmCx2i2
) ⎞⎠( y1r
y1i
) . (24)
By making all time derivatives in Equation (20) equal to zero, one has:
Czjωm(y1r + jy1i) = −gm 11 + β (x1r + jx1i)− gmRgmCz
1
1 + β
jωm(x1r + jx1i). (25)
Considering the real and imaginary part of Equation (25), one obtains:
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{ −Czωmy1i = −gm 11+β x1r + gmRgmCz 11+β ωmx1i
Czωmy1r = −gm 11+β x1i − gmRgmCz 11+β ωmx1r
. (26)
Equation (26) can be written as:(
y1r
y1i
)
=
1
Czωm
( −gmRgmCz 11+β ωm −gm 11+β
gm 11+β −gmRgmCz 11+β ωm
)(
x1r
x1i
)
. (27)
Equations (24) and (27) describe the transfer function of the first harmonic component in the main
circuit and the control circuit of the converter, respectively. By integrating them, one has the total
transfer function as follows:
M = 1Czωm
( −gmRgmCz 11+β ωm −gm 11+β
gm 11+β −gmRgmCz 11+β ωm
)
×
V2m
4Rs(1+β)Vre f(
1
R2
+
ω2mC2
4
)
(x20−(x22r+x22i))
×
⎛⎝ x0−x2rR + ωmCx2i2 −3( x2iR − ωmC(x0−x2r)2 )
− x2iR − ωmC(x0+x2r)2 3
(
x0+x2r
R − ωmCx2i2
) ⎞⎠
. (28)
One needs the DC component and the second harmonic component before studying Equation (28).
3.2. The DC Component and the Second Harmonic Component
The DC component and the second harmonic component are computed from
Equations (16) and (18). It is important to note that the first harmonic component is smaller
than the DC component and the second harmonic component in Equations (16) and (18). Therefore,
one has:
C
2
d
dt
(
x20 + 2x
2
2r + 2x
2
2i
)
+
1
R
(
x20 + 2x
2
2r + 2x
2
2i
)
=
V2m
Rs(1 + β)Vre f
(y0 − y2r). (29)
C
2
d
dt
(2x0x2) +
(
jωmC +
1
R
)
(2x0x2) =
V2m
Rs(1 + β)Vre f
(
y2 − 12 y0
)
. (30)
Equations (19), (21), (29) and (30) form the model describing the DC component and the second
harmonic component. By making all time-derivatives in those four equations equal to zero, one obtains:
1
R
(
x20 + 2x
2
2r + 2x
2
2i
)
=
V2m
Rs(1 + β)Vre f
(y0 − y2r). (31)
(
jωmC +
1
R
)
(2x0x2) =
V2m
Rs(1 + β)Vre f
(
y2 − 12 y0
)
. (32)
gm
(
Vre f − 11 + β x0
)
= 0. (33)
j2Czωmy2 = −gm 11 + β x2 − j2ωmgmRgmCz
1
1 + β
x2. (34)
From Equations (31)–(34), one obtains the DC component and the second harmonic component.
The steady-state value of the DC component is:
x0 = (1 + β)Vre f . (35)
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When Equation (35) is satisfied, the second harmonic component is zero. Now we can study
Equation (28).
3.3. Stability of the OCC Boost PFC Converter
Based on the DC component and the second harmonic component computed in Section 3.2,
one can simplify Equation (28) into:
M =
gm
Czωm
V2m
4Rs(1+β)2Vre f(
1
R2 +
ω2mC2
4
)
x0
⎛⎝ − RgmCzωmR + ωmC2 − 3RgmCzω2mC2 − 3R
1
R +
RgmCzω2mC
2
3ωmC
2 −
3RgmCzωm
R
⎞⎠. (36)
It is important to note that M in (36) is the round-trip signal transfer function of the first harmonic
component. When all eigenvalues of M are less than 1, the first harmonic component converges to
zero. At the same time, the DC component and the second harmonic component are almost constant,
as shown in Section 3.2 and Figure 2. Therefore the converter operates in a stable manner. When
the absolute values of one eigenvalue of M is more than 1, the first harmonic component does not
converge to zero. The converter begins to exhibit period-doubling bifurcation at the line frequency [24].
Therefore, the criterion of the stability of the converter is the eigenvalues of matrix M.
Figure 2. Illustration of stable and unstable operation of the converter.
4. Non-Linear Phenomena of the OCC Boost PFC Converter
To verify the above-mentioned theory, simulations and experiments are conducted. The same
circuit topology is adopted (Figure 1). The parameters in the converter are shown in Table 1,
unless otherwise specified.
Table 1. Parameters in the OCC Boost PFC converter.
Symbol Quantity Unit
Ts 15 μs
ωm 100π rad/s
L 2 mH
C 100 μF
Rf 1 849 kΩ
Rf 2 37.3 kΩ
Rgm 10.25 kΩ
Cz 32 nF
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Table 1. Cont.
Symbol Quantity Unit
Cp 32 pF
Vref 7 V
Rs 0.645 Ω
R(load) 1600 Ω
gm 40 μS
In the converter, the input voltage and the output capacitance are two important parameters,
which are selected in the design process. In this paper, the effect of these parameters on the non-linear
phenomena of the converter is studied. Figure 3 shows the stability boundaries obtained from
theoretical calculation based on Equation (36) and simulation experiment. From Figure 3, we have the
following conclusions.
1. The effect of the input voltage on the stability of the converter. Figure 3 shows that when the
capacitance is fixed and the input voltage increases, the converter may lose stability.
2. The effect of the output capacitance on the stability of the converter. Figure 3 shows that when
the input voltage is increased, a larger output capacitance is needed in order to assure stable
operation of the converter. This result is important because a larger output capacitance affects the
dynamic performance of the converter.
3. The difference between the two boundaries lies in the fact that some approximations are taken in
the analysis, and only the first and the second harmonic components are taken into consideration.
Figure 3. Stability boundaries of the input voltage obtained from the theoretical calculation and
simulation experiment.
The simulation waveforms of the output voltage and the inductor current are shown in
Figures 4 and 5 when the input voltage Vm = 40 V and Vm = 66.5 V, respectively. (For the MATLAB
model file, please contact the corresponding author by e-mail: zhangrui@cqust.eud.cn.) In Figure 4,
the converter operate stably. In Figure 5, the converter exhibits line frequency instability as a result of
the period-doubling bifurcation at the line frequency. The instability reduces the power factor of the
converter to be considerably lower than 1. If the input voltage increases further, the converter may
exhibit chaotic phenomena.
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Figure 4. Simulation waveforms of the output voltage and the inductor current when the input voltage
Vm = 40 V, the load R = 1600 Ω and the output capacitance C = 100 μF.
Figure 5. Simulation waveforms of the output voltage and the inductor current when the input voltage
Vm = 66.5 V, the load R = 1600 Ω and the output capacitance C = 100 μF.
5. Experimental Verifications
To verify the line frequency instability from the theoretical analysis, an experimental circuit
prototype was implemented using IR1150 (Infineon Technologies AG, Neubiberg, Germany), which is
a classical OCC Boost PFC IC. In our experiment, the circuit parameters are identical to the above
theoretical analysis. The current probe (FLUKE i5s, Everett, WA, USA) AC (400 mV/A) current
clamp is used to detect the line current. The input voltage, the inductor current and the output
voltage (AC coupling) are shown in Figures 6 and 7 when the input voltage Vm = 40 V and Vm = 68 V,
respectively. In Figure 6, the converter operates in a stable manner and the frequencies of all waveforms
are 100 Hz. In Figure 7, the converter exhibits period-doubling phenomena. Furthermore, the first
harmonic frequency of the inductor current and the output voltage ripple are 50 Hz, which is half of
the rectified AC voltage. As shown in Figures 6 and 7, the experimental results are consistent with
the analytical results. It is important to note that when the PFC converter exhibits period-doubling
bifurcation, the voltage ripple of the output voltage is larger compared with the normal operation.
This value is important for the performance and lifetime of a electrolytic capacitor.
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Figure 6. Experimental waveforms of the converter when the input voltage Vm = 40 V, the load
R = 1600 Ω and the output capacitance C = 100 μF. CH1: the input voltage (20 V/div), CH3:
the inductor current (500 mV/div) and CH2: the output voltage (5 V/div) (AC coupling).
 
Figure 7. Experimental waveforms of the converter when the input voltage Vm = 68 V, the load
R = 1600 Ω and the output capacitance C = 100 μF. CH1: the input voltage (20 V/div), CH3:
the inductor current (500 mV/div) and CH2: the output voltage (5 V/div) (AC coupling).
6. Conclusions
The OCC PFC converters have a simpler control circuit compared to the traditional averaged
current mode PFC converters. In this paper, the method of double averaging was adopted to study
the dynamics of an OCC Boost PFC converter. The first averaging is applied to the switching period,
and the second averaging is applied to the line period. We derived the round-trip signal transfer
function of the first harmonic component in the converter, and the stability of the converter is decided
by the eigenvalues of the round-trip signal transfer function. By calculating the eigenvalues, we gave
theoretical prediction of the stability of the converter under different output capacitors. Simulation
and experimental results verified theoretical prediction. The method of double averaging can predict
nonlinear phenomena which traditional method cannot predict. It is important to note that when
the OCC PFC converter exhibits line frequency instabilities, the power factor decreases dramatically.
Therefore, theoretical analysis in this paper is of great importance in designing the OCC PFC converter.
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Appendix A
Some important properties: (
du(t)
dt
)
k
=
duk(t)
dt
+ jkωmuk. (A1)
(u(t) cos 2ωmt)k =
1
2
(uk−2 + uk+2). (A2)(
u2(t)
)
0
= u20 + 2|u1|2 + 2|u2|2. (A3)(
u2(t)
)
1
= 2u0u1 + 2(u1ru2r + u1iu2i + j(u1ru2i − u1iu2r)). (A4)(
u2(t)
)
2
= (u∗1)
2 + 2u0u2. (A5)
where u1 = u1r + ju1i, u2 = u2r + ju2i.
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Abstract: This paper proposes a fast load transient control for a bidirectional dual-active-bridge
(DAB) DC/DC converter. It is capable of maintaining voltage–time balance during a step load change
process so that no overshoot current and DC offset current exist. The transient control has been
applied for all possible transition cases and the calculation of intermediate switching angles referring
to the fixed reference points is independent from the converter parameters and the instantaneous
current. The results have been validated by extended experimental tests.
Keywords: transient control; DC–DC conversion; bidirectional converter
1. Introduction
In recent decades, with the increasing concern in environment issue and energy crisis,
the power conversion systems (PCSs) have been using widely in renewable generation facilities.
The dual-active-bridge (DAB) converter seems to be a preferred choice of PCSs in various bidirectional
DC/DC applications, such as energy storage systems, electric vehicles (EV) and solid state transformers,
because of its high power density, low cost and zero-voltage-switching (ZVS) features [1–14].
Interfacing two different DC sources, the DAB converter is a kind of bidirectional DC–DC
converter, which consists of two full bridges linked by a high-frequency (HF) transformer with the
turn ratio of nt : 1, whose circuit layout is shown in Figure 1. Including the leakage inductance of
the transformer, the inductor Ls is connected on the primary side as the main energy transfer device.
The resistor rs, which normally is small enough to be neglected in steady-state analysis, is an equivalent
resistance of Ls and the total winding resistance of HF transformer. The eight active switches can be
controlled by their gating signals with 50% duty cycle and fixed switching frequency. The voltage
gain of DAB converter is defined as M = ntV2 : V1, where V1 is the input voltage and V2 is the
output voltage. vp and vs are two HF voltages generated on the primary side and the secondary side,
respectively. The power is manipulated by controlling the phase-shift angles among each switch arms.
Depending on the number of varying phase-shifts, there are several control schemes for
a DAB converter, which are single-phase-shift (SPS) control, extended-phase-shift control (EPS),
dual-phase-shift (DPS) control and triple-phase-shift (TPS) control. The SPS control is the simplest
control strategy that is easy to implement. However, it has many disadvantages such as high circulating
power and loss of ZVS if the converter gain is away from unity [1,2]. In addition, the TPS control
has three independent phase-shifts to be controlled, which makes it costly and more complex in real
implementation [3,4]. In contrast, EPS control and DPS control are compromised ones with both
enough flexibility and easy implementation [5–14]. To make a step load change in a DAB converter,
one or more phase-shift angles should be adjusted accordingly. The detailed procedure to adjust
those phase-shift angles have direct influence on the transient responses. Improper transient control
may cause temporal overcurrent and DC offset in inductor current which can arise extra losses and
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saturation in magnetic components. Therefore, it is necessary to propose some methods to eliminate
DC offset and minimize the load transient period.
V1 V2C1 C2
vp vs
LS
rS
S1u S2u
S2d
S4u
S4d
S3u
nt : 1  
S3d
iL
S1d
Figure 1. A dual-active-bridge DC/DC converter.
Inserting a capacitor before the transformer is an easy way to block DC bias in the HF transformer
current with the increase in the cost and the size of the circuit. Current oscillation might be induced due
to change of stored energy in the capacitor at the step-change of load. An effective solution by means
of a special magnetic sensor and active compensator is presented in [15], which is quite costly and
complicated regardless of the excellent performance. Based on SPS control, a transient control named
asymmetric-double-side modulation proposed in [16] distributes the required phase-shift adjustment
to both two bridges according to an optimized ratio to depress the DC bias current in the transition
process. The same technique is then extended to EPS control in [17,18]. However, the obtained results
in [17] can not deal with the operation when the converter gain is close to unity. Another solution
under SPS control in [19] manipulates the gating signals of two switch arms in the same bridge with
different phase-shifts during the transient process. The method was applied in a three-phase DAB
converter too [20]. Although the calculation of this method is easy and is independent on the converter
gain, it can be proved that a single current pulse can be induced for specified load transient conditions.
In [21], a novel approach to keep transient voltage–time balance is to introduce a small zero-voltage
duration in one of the two HF voltages. It is capable of eliminating DC bias in both inductor current
and magnetizing current of the transformer. Generally, it is seen that most of the reported solutions
are limited in the scenario of SPS control in a steady state. However, two or more phase-shifts are
needed for power manipulation in applications with wide variation in converter gain. Thus, to explore
new transient control with multiple phase-shifts will be meaningful. In this work, a load transient
modulation for EPS control will be proposed for depressing DC bias current in the load-changing
process, which stems from the approach in [21]. The proposed transient control will be applied to
different transition cases between the two steady-state EPS modes. It will be shown that it is able to
not only reduce transient period, but also depress the DC bias effectively.
The paper is organized as follows. In Section 2, the proposed transient control method will be
analyzed in detail for each transition case. The values of all gating signal angles would be given before,
during and after the transition process. The theoretical analysis is then verified by experimental tests
on a lab prototype converter in Section 3. The final conclusion is presented in Section 4.
2. The Proposed Transient Control Method
Under the EPS control scheme, there are two phase shift angles to be used: ϕ1—the phase delay
between the turn-on moment of S1d and that of S2u; ϕ2—the phase delay between the turn-on moment
of S1d and that of S3d, S4u. While working under EPS, the converter may have two different steady-state
modes according to the different relationship of ϕ1, ϕ2 shown in Figure 2. Mode A is defined with
0 ≤ ϕ1 ≤ ϕ2 ≤ π and mode B is defined with 0 ≤ ϕ2 ≤ ϕ1 ≤ π.
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Figure 2. Defined control timing in (a) mode A and (b) mode B.
2.1. Reference Points and Definition of Switching Angles
By referring to the fixed reference point, θ1, θ2, θ3, θ4 are defined as the switching angles where
S1u/S1d, S2u/S2d, S3u/S3d, S4u/S4d are turned on, respectively.
If the original mode is mode A, the reference points are defined in the mid of ϕ1 and the interval
between each of them is π. Thus, the switching angles in mode A are expressed as follows:
θ1 = − ϕ12 , θ2 =
ϕ1
2
; θ3 = θ4 = ϕ2 − ϕ12 . (1)
If the original mode is mode B, the reference points are defined in the mid of ϕ2. Thus, the switching
angles in mode B can be expressed as follows:
θ1 = − ϕ22 , θ2 = ϕ1 −
ϕ2
2
; θ3 = θ4 =
ϕ2
2
. (2)
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It is known that in each time interval the change of inductor current is proportional to the voltage
difference across it: ΔiL =
vp−vs
ωs Ls Δθ. Therefore, the instantaneous inductor currents at switching
moments in mode A and B can be found as:
IAo(ϕ1, ϕ2) = π − ϕ1 + M(2ϕ2 − 2ϕ1 − π), (3)
IA1(ϕ1, ϕ2) = π + ϕ1 − 2ϕ2 − Mπ, (4)
IA2(ϕ1, ϕ2) = ϕ1 − π + M(π − 2ϕ2), (5)
IBo(ϕ1, ϕ2) = π − ϕ1 − Mπ, (6)
IB1(ϕ1, ϕ2) = π − ϕ1 + M(2ϕ1 − 2ϕ2 − π), (7)
IB2(ϕ1, ϕ2) = ϕ1 − π + M(π − 2ϕ2). (8)
When the load level is changed abruptly, there are four condition of DAB converter in EPS control
to be dealt with as shown in Table 1.
Table 1. Different load transition conditions of EPS control.
Initial Mode Final Mode
Condition 1 Mode A Mode A
Condition 2 Mode A Mode B
Condition 3 Mode B Mode B
Condition 4 Mode B Mode A
2.2. Load Transient Control within Mode A
As shown in Figure 3, a step load transition happened around the kth reference point. In other
words, the switching behaviour referring to (k − 1)th reference point is the original steady state with
phase angles ϕ1, ϕ2, while the switching behaviour referring to (k+1)th reference point is the destination
steady state with phase angles ϕ′1, ϕ
′
2. The phase angles referring to the k
th reference point should be
selected properly to complete the transition process as fast as possible.
GS4u
k-2 k-1 k k+1 k+2
GS1d GS1u GS1d GS1uGS1u
GS2d GS2u GS2u GS2d
GS3u GS3uGS3d
GS4d GS4d GS4d
vp
vs
iL
i(K)
i(K+1)
GS3u
GS4u
GS3d
GS2d
Figure 3. Gate signals, voltage and current waveforms of transient control within mode A.
With the unknown θ1 ∼ θ4, two important instant currents are calculated then:
i(k) = (−π − 2θ1 − 2θ2 + 2θ4) + M(π + ϕ1 − 2ϕ2 + 2θ3), (9)
i(k+1) = (π − 2θ1 − 2θ2 − ϕ′1) + M(−π + ϕ1 − 2ϕ2 + 2θ3 + 2θ4 + ϕ′1), (10)
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where i(k) is the instant current at the last switching point of kth reference point, and i(k+1) is the first
current at the first switching point of (k + 1)th reference point.
To keep voltage–time balance, the average inductor current should be zero while the inductor
current enter into the new steady state at once, which indicates:
i(k) = −IA1(ϕ′1, ϕ′2), i(k+1) = −IA2(ϕ′1, ϕ′2). (11)
Therefore, the following conditions can be obtained by substituting Equations (4), (5), (9) and (10)
into (11):
θ1 = −θ2, θ3 = ϕ2 − ϕ12 , θ4 = ϕ
′
2 −
ϕ′1
2
. (12)
It is seen that vs is set to zero during the interval [θ3 θ4]. As shown in Equation (12), the phase
shift angles θ1 and θ2 during transitions are free to be chosen. However, they should also satisfy the
requirement that | θ1 |=| θ2 |< min{π − ϕ2 + ϕ1/2, ϕ′2 − ϕ′1/2} lets the converter work in mode A.
2.3. Load Transient Control within Mode B
In this condition, the DAB converter is working in mode B from beginning to end, and the
reference points are defined in the mid of ϕ2. As is shown in Figure 4, the transition is done at the kth
reference point and the converter is expected in the destination steady state at the (k + 1)th reference
point. The instant currents after the intermediate adjustment are calculated as:
i(k) = (−π − 2θ1 − ϕ2 + ϕ1) + M(π − ϕ2 + 2θ3 + 2θ4 − 2θ2), (13)
i(k+1) = (π − 2θ1 − 2θ2 − ϕ′2 + ϕ1 − ϕ2) + M(−π + ϕ′2 − ϕ2 + 2θ3 + 2θ4). (14)
To meet such an expectation, the followed equation should be satisfied:
i(k) = −IB1(ϕ′1, ϕ′2), i(k+1) = −IB2(ϕ′1, ϕ′2). (15)
i(K+1)
k-2
i(K)iL
vp
vs
GS1d
GS2d GS2u
GS3u
GS4d
k-1 k k+1
GS2d
GS3u
GS4dGS4u
GS3d
GS1uGS1u GS1d
GS3d
GS4u
GS2u
GS1u
k+2
Figure 4. Gate signals, voltage and current waveforms of the proposed control method in within mode B.
Combining Equations (7), (8), (13), (14) and (15), the following switching angles referring to the
kth reference point can be calculated to achieve a fast transition within mode B:
θ1 =
ϕ1 − ϕ2 − ϕ′1
2
, θ2 = ϕ′1 −
ϕ′2
2
, θ3 + θ4 =
ϕ2 + ϕ
′
2
2
. (16)
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It is seen that vs is set to zero during the interval [θ3 θ4]. Equation (16) reveals that θ3 and θ4 can
be selected flexibly. However, they should also satisfy max{θ3, θ4} < π − ϕ′2/2 to let the converter
work in mode B.
2.4. Load Transient Control from Mode A to Mode B
In this condition, as shown in Figure 5, the phase shift angles are changed from mode A to mode
B by means of the intermediate adjustment around the kth reference point. Different from the previous
cases, the definition of switching angles are changed since that the original mode is not the same as the
destination one. The instant currents after the intermediate adjustment are calculated as:
i(k) = (−π − 2θ1) + M(π + ϕ1 − 2ϕ2 − 2θ2 + 2θ3 + 2θ4), (17)
i(k+1) = (π − 2θ1 − 2θ2 − ϕ′2) + M(−π + ϕ1 − 2ϕ2 + 2θ3 + 2θ4 + ϕ′2). (18)
i(K)
k-2
GS3d
GS4uGS4u
GS3d
GS1d GS1u
GS2d GS2u GS2d
GS3u
GS4d
GS3u
GS4d
GS1d
GS2u
k-1 k k+1
GS2d
GS3u
GS4d
GS1uGS1u
k+2
vp
iL
i(K+1)vs
Figure 5. Gate signal, voltage and current waveforms of the proposed control method from mode A to
mode B.
To minimize the transient period, the same requirement shown in Equation (15) should be met.
Combining Equations (7), (8), (17), (18) and (15), the intermediate switching angles for transition from
mode A to mode B are given as:
θ1 = −
ϕ′1
2
, θ2 = ϕ′1 −
ϕ′2
2
, θ3 + θ4 =
ϕ′2
2
+ ϕ2 − ϕ12 . (19)
It is seen that vs is set to zero during the interval [θ3 θ4]. From the results, it can be found that
switching angels θ3 and θ4 can be determined flexibly. Meanwhile, the condition of mode boundary
should be met too: max{θ3, θ4} < π − ϕ′1/2.
2.5. Load Transient Control from Mode B to Mode A
In this condition shown in Figure 6, the original state is mode B while the final state is mode A.
Therefore, the instant currents after the kth reference point can be calculated starting from mode B:
i(k) = (−π − 2θ1 + ϕ1 − ϕ2) + M(π − ϕ2 − 2θ2 + 2θ3 + 2θ4), (20)
i(k+1) = (π − 2θ1 − 2θ2 − ϕ′1 + ϕ1 − ϕ2) + M(−π + ϕ′1 − ϕ2 + 2θ3 + 2θ4). (21)
As the switching angles are redefined in mode A at the (k + 1)th reference point, the requirement
for the expected fast transition is the same as (11). Substituting Equations (4), (5), (20), (21) into
Equation (11), switching angles during transient process referring to the kth reference point for the
transition from mode B to mode A are:
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θ1 =
ϕ1 + ϕ
′
1 − ϕ2 − 2ϕ′2
2
, θ2 = ϕ′2 −
ϕ′1
2
, θ3 + θ4 =
ϕ2
2
+ ϕ′2 −
ϕ′1
2
. (22)
In this case, θ1 and θ2 can be chosen flexibly, but is subject to | θ1 |< π − (ϕ1 − ϕ2/2) and
θ2 < π − ϕ′2/2.
iL
i(K+1)
i(K)
vs vp
GS1d
k-2 k-1 k k+1
GS1uGS1u GS1d
k+2
GS4d GS4dGS4u GS4u
GS3u GS3uGS3d GS3d
GS2d GS2u GS2d GS2u
Figure 6. Gate signal, voltage and current waveforms of the proposed control method from mode B to
mode A.
3. Validation by Experimental Results
In order to validate the theoretical results, load transition cases using the proposed control method
were tested on a lab prototype DAB converter. Table 2 shows the specifications of the converter used
in the experiments. The circuit adopts four power MOSFETs (STP40NF20, 200 V, 40 A, 0.038 Ω) on
the primary side and the other four power MOSFETs (IPP200N15N3G, 150 V, 50 A, 0.020 Ω) on the
secondary side as the switches. The input terminals were connected to a DC power supply, while
the output terminals were connected to a DC electronic load. The inductor is made of a toroidal
CM400125 MPP core with litz wire winding. The proposed transient control is implemented in a
TI-F2812 DSP development board (Texas Instruments, Dallas, USA) and the flowchart is shown in
Figure 7. The converter power level is monitored continuously. If no change is to be made to the power,
the current ϕ1, ϕ2 are used to generate θ1∼θ4. If a new power command is received and confirmed,
the destination will be calculated based on some preset algorithm optimized for better efficiency, which
is out of scope of the current work. Then, θ1 ∼ θ4 for the next reference point will be updated by
ϕ1, ϕ2, ϕ′1, ϕ
′
2 by using one of Equations (12), (16), (19), (22).
Table 2. Specifications of the prototype converter.
Parameters Value
DC input voltage V1 120 V
DC output voltage V2 72 V
Transformer turns ratio nt : 1 1:1
Transformer ferrite core PC40ETD49
Series inductor Ls 121.875 μH
HF filter capacitance C1,C2 330 μF
Primary-side MOSFETs STP40NF20
Secondary-side MOSFETs IPP200N15N3G
Switching frequency fsw 100 kHz
MOSFET: metal-oxide-semiconductor field-effect transistor
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Figure 7. Flowchart for implementation of the proposed transient control method.
The detailed parameters of phase-shift angles of each mode in experiment are shown in Tables 3–6.
For each tested load-change condition, a condensed view of the transition is given firstly with a time
scale of 300 μs/div while the details are shown later with a time scale of 5 μs/div. In each plot,
captured waveforms of vp, vs (100 V/div) and iL (2 A/div) are shown from top to bottom.
Table 3. Transition within mode A.
Phase-Shift-Angles Initial Transient Final
φ1 30◦ 47.28◦
φ2 60◦ 112.8◦
θ1 −15◦ −15◦ −23.64◦
θ2 15◦ 15◦ 23.64◦
θ3 45◦ 45◦ 89.16◦
θ4 45◦ 89.16◦ 89.16◦
Table 4. Transition within mode B.
Phase-Shift-Angles Initial Transient Final
φ1 60◦ 88.8◦
φ2 42◦ 82.32◦
θ1 −21◦ −35.4◦ −41.16◦
θ2 39◦ 47.64◦ 47.64◦
θ3 21◦ 21◦ 41.16◦
θ4 21◦ 41.16◦ 41.16◦
Table 5. Transition from mode A to mode B.
Phase-Shift-Angles Initial Transient Final
φ1 30◦ 90.48◦
φ2 60◦ 81.6◦
θ1 −15◦ −45.24◦ −40.8◦
θ2 15◦ 49.68◦ 49.68◦
θ3 45◦ 49.68◦ 40.8◦
θ4 45◦ 45◦ 40.8◦
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Table 6. Transition from mode B to mode A.
Phase-Shift-Angles Initial Transient Final
φ1 114◦ 30◦
φ2 79.2◦ 60◦
θ1 −39.6◦ −27.6◦ −15◦
θ2 74.4◦ 45◦ 15◦
θ3 39.6◦ 39.6◦ 45◦
θ4 39.6◦ 45◦ 45◦
As an example for comparison, the first case tested (Figure 8) is a transition within mode A by
directly changing the phase-shifts. The phase-shift angles ϕ1, ϕ2 are changed from 30◦, 60◦ to 47.28◦,
112.8◦. The inductor peak current is expected to rise from 1.56 A to 2.13 A. However, an abnormal
peak current 2.95 A results in a transient process and it takes about 20 HF cycles to be absorbed. In the
duration of transient process, a temporal DC bias current decays from about 0.69 A until zero.
vp
vs
iL
(a)
vp
vs
iL
(b)
Figure 8. Experimental plots of transition within mode A without proposed control method.
The signals shown from top to bottom are: vp (100 V/div), vs (100 V/div) and iL (2 A/div).
(a) condensed view (300 μs/div); (b) expanded view (5 μs/div).
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The same transition is then repeated with proposed transient control in Figure 9. According to (12),
θ3, θ4 are calculated as 45◦ and 89.16◦ during the transient process. While satisfying (12), the switch
angles θ1 and θ2 are selected as −φ1/2 and φ1/2 during transient for the purpose of convenience.
In addition, the final values of θ1∼θ4 are −23.64◦, 23.64◦, 89.16◦ and 89.16◦. The transient process
now can be completed almost instantly as shown in Figure 9. It is seen that there is no noticeable
overshoot current.
vp
vs
iL
(a)
vp
vs
iL
(b)
Figure 9. Experimental plots of transition within mode A with proposed control method. The signals
shown from top to bottom are: vp (100 V/div), vs (100 V/div) and iL (2A/div). (a) condensed
view (300 μs/div); (b) expanded view (5 μs/div).
For the load transition from mode B to mode B in Figure 10, the phase-shift φ1, φ2 are changed
from 60◦, 42◦ to 88.8◦, 82.32◦. After the transient modulation, the switching angles θ1, θ2, θ3 and θ4
are changed from −21◦, 39◦, 21◦, 21◦ to −41.16◦, 47.64◦, 41.161◦ and 41.16◦, respectively. During
the transient process, θ1, θ2 are calculated −35.4◦, 47.64◦directly according to (16). In addition,
the transient θ3 and θ4 are selected as φ2/2 = 21◦ and φ
′
2/2 = 41.16
◦, respectively.
137
Electronics 2018, 7, 185
vp
vs
iL
(a)
vp
vs
iL
(b)
Figure 10. Experimental plots of transition within mode B with proposed control method. The signals
shown from top to bottom are: vp (100 V/div), vs (100 V/div) and iL (2 A/div). (a) condensed
view (300 μs/div); (b) expanded view (5 μs/div).
In the condition of transition from mode A to mode B in Figure 11, the phase-shift φ1, φ2 are
changed from 30◦, 60◦ to 90.48◦, 81.6◦. The initial angles θ1, θ2, θ3 and θ4 are −15◦, 15◦, 45◦, 45◦ and the
final angles should be −40.8◦, 49.68◦, 40.8◦ and 40.8◦, respectively. At the kth reference point, θ1, θ2 are
determined to be −45.24◦ and 49.68◦ based on (19). Under the constraint given in (19), the switching
angles θ3 and θ4 are selected as φ
′
2/2 = 49.68
◦ and φ2 − φ1/2 = 45◦, respectively, for the purpose
of convenience.
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vp
vs
iL
(a)
vp
vs
iL
(b)
Figure 11. Experimental plots of transition from mode A to mode B with proposed control method.
The signals shown from top to bottom are: vp (100 V/div), vs (100 V/div) and iL (2 A/div). (a)
condensed view (300 μs/div); (b) expanded view (5 μs/div).
In Figure 12, the condition of transition from mode B to mode A is presented, in which the
phase-shift φ1, φ2 are changed from 114◦, 79.2◦ to 30◦, 60◦. The initial angles θ1, θ2, θ3 and θ4 are
−39.6◦, 74.4◦, 39.6◦, 39.6◦ and the final angles should be −15◦, 15◦, 45◦ and 45◦, respectively. At the kth
reference point, θ1, θ2 are determined to be −27.6◦ and 45◦ based on (22). Under the constrain given
in (22), the switch angles θ3 and θ4 are selected as φ
′
2/2 = 39.6
◦ and φ2 − φ1/2 = 45◦ for the purpose
of convenience.
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vp
vs
iL
(a)
vp
vs
iL
(b)
Figure 12. Experimental plots of transition from mode B to mode A with proposed control method.
The signals shown from top to bottom are: vp (100 V/div), vs (100 V/div) and iL (2 A/div).
(a) condensed view (300 μs/div); (b) expanded view (5 μs/div).
4. Conclusions
In this work, a fast transient control is proposed for a DAB converter that is able to improve the
step-load transient response in terms of response time and overshoot current. This transient control is
implemented based on the definition of switching angles for each switch arm, which makes it easy
for implementation in pulse-width-modulation (PWM) units of common micro-controller platforms.
A small duration of zero-voltage is introduced in the transformer voltage during the transition process
to keep the voltage-second balance of the inductor. All the transient switching angles can be calculated
from the original and final phase-shift angles directly and are not affected by the converter parameters.
Though the proposed control method aims to modulate the transient inductor current, no information
about the instantaneous current is needed. With this proposed transient control method, the DAB
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converter can transfer from one steady state to another quickly and smoothly and causes no DC offset
in inductor current, which has been validated successfully by a series of experimental tests.
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Abstract: In this paper, a semi-dual-active-bridge (S-DAB) DC/DC converter with primary pulse-
width modulation plus secondary phase-shifted (PPWM + SPS) control for boost conversion is
analyzed in detail. Under the new control scheme, all effective operation modes are identified at
first. Then, the working principle, switching behaviour, and operation range in each mode are
discussed. Compared with conventional secondary phase-shifted control, PPWM + SPS control with
two controllable phase-shift angles can extend the zero-voltage switching (ZVS) range and enhance
control flexibility. In addition, an effective control route is also given that can make the converter
achieve at the global minimum root-mean-square (RMS) current across the whole power range and
avoid the voltage ringing on the transformer secondary-side at a light load. Finally, a 200 W prototype
circuit is built and tested to verify correctness and effectiveness of theoretical results.
Keywords: DC–DC conversion; zero-voltage switching (ZVS)
1. Introduction
With the development of modern technology, there is a constant rise in energy use. Therefore,
the concerns regarding the availability of fossil energy and the associated pollution in the mining
and consumption process is continuously growing too. In order to alleviate the energy crisis and
environmental pollution, the use of renewable energy (solar energy, wind energy, etc.) has developed
rapidly around the world. As an important component for the application of renewable energy,
the DC/DC converter with higher performance has been one of the most popular research fields [1–5].
So far, a number of DC/DC converter topologies have been proposed according to the various
application requirements. In these converters, the phase-shift full-bridge converter is more attractive
due to high power density, electrical isolation, easy to realize soft-switching commutation, high
efficiency and low electromagnetic interference (EMI) [6–13]. However, it still suffers from high voltage
ringing, reverse recovery on the secondary-side rectifier diodes, limited zero-voltage switching (ZVS)
range and duty cycle loss.
To extend the ZVS range, a series of the full-bridge converters with various resonant tanks are
presented. Among them, the converters with LC or LLC resonant tank are more attractive [14–19].
Nevertheless, the parameters of resonant tank should be selected carefully to achieve higher
performance. Meanwhile, the design of magnetic components becomes complicated. On the other
hand, when the phase-shift full-bridge converter works at high-output voltage and high-power
case, the reverse-recovery problem of the rectifier diodes becomes more serious. In order to solve
this problem, two active switches are introduced into the secondary-side rectifier of the converter,
which is named the semi-dual-active-bridge (S-DAB) converter [20–22]. On this basis, two modified
S-DAB topologies in [23,24] are proposed to only reduce the voltage stress on primary-side and
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secondary-side semiconductor devices, respectively. Furthermore, the S-DAB converter with an
LC resonant tank is also presented in [25,26]. However, when the S-DAB converters work in a
discontinuous-current mode (DCM) for boost operation, the voltage ringing phenomenon is generated
on the transformer secondary-side. In particular, at the high switching frequency, high power and
voltage levels, the excessive ringing might result in strong EMI, distorted gating signals and abnormal
high peak voltages across the switches. In addition, the amount of power loss from snubber/parasitic
capacitor will also increase during the ringing process [27,28]. Although a customized RC snubber
is helpful to alleviate this problem, extra loss will be introduced in continuous-current mode (CCM)
operation and the overall efficiency would be lower.
To the authors’ best knowledge, the voltage ringing problem in S-DAB has yet to be resolved.
In this paper, PPWM + SPS control is applied on an S-DAB converter for boost operation to further
improve performance, which also avoids the voltage ringing problem. The rest of this paper is
organized as follows: in Section 2, each steady-sate mode of an S-DAB converter with PPWM + SPS
control is analyzed comprehensively, including working principle, switching behaviour, and operation
range. In Section 3, an effective control route across the whole power range is presented in order to
achieve minimum root-mean-square (RMS) current and no voltage ringing. Experimental results are
provided in Section 4. Conclusions are drawn in Section 5.
2. Operation Principle of an S-DAB Converter with PPWM + SPS Control
2.1. Basic Operation Principle
The schematic of an S-DAB converter is shown in Figure 1. The primary H-bridge consists of
four switches (M1 − M4), while the secondary H-bridge is realized by a diode leg (DS1 and DS2)
and a switch leg (M5 and M6). The high frequency transformer T with a turns ratio of nt : 1 not
only provides galvanic isolation, but also matches voltage level. The voltage gain is defined as
M = ntVo/Vin, and M > 1 refers to boost operation. The inductor Ls includes the leakage inductance
of the transformer and an external inductance. The filter capacitor Co is connected in parallel with the
load Rload to depress the output voltage ripple. In this paper, PPWM + SPS control with two phase
shift angles is employed on an S-DAB converter. All switches operate at the same frequency fs with
50% duty cycle, and switches in each switch leg are turned on/off complementarily. α is defined
as the inner phase-shift by which the gating signal of M4 lags that of M1. Similarly, φ is defined as
the outer-phase-shift by which the gating signal of M6 lags that of M1. Two pulse-width-modulated
voltages vAB and vCD are generated by the two bridges, respectively. The pulse-width of vAB is
determined by α solely. However, the waveform of vCD is associated with not only phase-shift angles
but also the load level.
Figure 1. The circuit configuration of a S-DAB converter.
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Depending on the relationship between two phase-shifts, an S-DAB converter with PPWM + SPS
control can operate in three steady-state working modes, including one CCM (Mode A) and two DCMs,
(Mode B and C). In the following part, each mode will be analyzed in detail one by one. In order to
simplify the analysis process, four assumptions are made as follows:
1. All components, such as switches, diodes are ideal and lossless.
2. The magnetizing inductance of the transformer is infinity.
3. The snubber/parasitic capacitors and dead-times influence are neglected.
4. The filter capacitor is large enough to maintain constant voltage on the load.
2.2. Steady-State Analysis of Continuous-Current Mode
The ideal steady-state waveforms in Mode A are shown in Figure 2, where β denotes the
first zero-crossing points referred to the turn-on moment of M1. It can be seen that Mode A is
featured with α < β < φ < π; and there are eight different intervals in one switching period.
The corresponding equivalent circuits of the first four intervals are presented in Figure 3, respectively.
The other four intervals are almost the same except for the directions of voltage/current and involved
conducting devices.
vGS1
vAB
vGS6
vCD
iLs
vGS4
Vo
I6
I5
I4
I0
I1
I2 I3
I7 I8
Vin
Figure 2. Steady-state waveforms in Mode A.
Interval 1 [Figure 3a]: At the beginning, M2 is turned off and M4 is turned on with ZVS. In this
interval, the conducting devices are M1 and M4, M5 and Ds2. Thus, the voltage across the inductor is
clamped at (Vin + ntVo), the value of iLs decreases linearly from the negative value I0 to I1. The power
stored in the inductor is delivered to input DC power and load during this interval:
I1 = I0 +
Vin + ntVo
2π fsLs
(β − α) = 0. (1)
Interval 2 [Figure 3b]: At β − α, the polarity of iLs is changed, the current flowing diode-leg
is shifted naturally from Ds2 to Ds1, i.e., Ds2 is turned off with zero current. The secondary-side
of transformer is shorted now by M5 and Ds1. Meanwhile, the primary current flows from Vin to
Ls through primary switches M1 and M4. Thus, the voltage across the inductor is clamped at Vin,
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the value of iLs increases linearly from I1 to the positive maximum I2. The power is being stored in the
inductor Ls during this interval:
I2 = I1 +
Vin
2π fsLs
(φ − β). (2)
Interval 3 [Figure 3c]: At (φ − α), M5 is turned off and M6 is turned on with ZVS. In this interval,
the situation on the primary side does not change; the secondary current is shifted to Ds2 and M6,
flowing to the load. Thus, during this interval, the voltage across inductor is clamped at (Vin − ntVo),
and the power is transmitted to the load. Due to (Vin < ntVo), the value of iLs starts to decrease linearly
from I2 to the positive value I3:
I3 = I2 +
Vin − ntVo
2π fsLs
(π − φ). (3)
Interval 4 [Figure 3d]: At (π − α), M1 is turned off and M3 is turned on with ZVS. In this interval,
the primary side is shorted by M3 and M4; and no change happens on the secondary side. Thus,
the voltage across inductor is clamped at −ntVo. During this interval, the value of iLs starts to decrease
linearly until it reaches −I0. The power stored in the inductor is delivered to load:
I4 = I3 − ntVo2π fsLs α = −I0. (4)
Based on Equations (1)–(4), the instantaneous current values at the moments of transition can be
calculated as functions of α and φ. Furthermore, the output power Po and the inductor RMS current
ILs,rms can be obtained too. These results are listed in Table 1, where the current and power values are
normalized by the following base values:
Ib =
Vin
2π fsLs
, Pb =
V2in
2π fsLs
. (5)
(a) (b)
(c) (d)
Figure 3. Equivalent circuits corresponding to the first four intervals in Mode A: (a) Interval 1 [0, β − α];
(b) Interval 2 [β − α, φ − α]; (c) Interval 3 [φ − α, π − α]; (d) Interval 4 [π − α, π].
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Table 1. Theoretical values of inductor current and output power in Mode A.
Value Expression
I0,pu
(1+M)(α−π+αM−φM+πM)
2+M
I1,pu 0
I2,pu π − α−2φ+3π2+M
I3,pu π + (π − φ) (1 − M)− α−2φ+3π2+M
β
π+α+φM−πM
2+M
Po,pu M2π(2+M)2
⎛⎝ 2αφM2 + 4πφM2 + 4αφM − α2 M2 − 2παM2 − 2φ2 M2 − 2π2 M2+4πφM + π2 M − 4φ2 M − 3α2 M − 2παM
+π2 + 4αφ + 4πφ − 3α2 − 2πα − 4φ2
⎞⎠
ILs,rms,pu 1√
3π(M+2)2
√√√√√√√√√
M3α3 − 3M3α2φ + 3M3α2π + 3M3αφ2 − 6M3αφπ
+3M3απ2 − 2M3φ3 + 6M3φ2π − 6M3φπ2 + 2M3π3
+3M2α3 − 6M2α2φ + 3M2α2π + 3M2αφ2 − 3M2απ2
−2M2φ3 + 6M2φπ2 − 3M2π3 + 4Mα3 − 6Mα2φ+
6Mαφ2 − 6Mαφπ − 4Mφ3 + 6Mφ2π + 2α3 − 3α2π + π3
2.3. Steady-State Analysis of Discontinuous-Current Mode
Different from CCM, the inductor current iLs in DCM remains at zero for a small duration in each
switching period. Steady-state waveforms of two DCMs are shown in Figure 4, where γ denotes the
second zero-crossing points referring to the turn-on moment of M1. It can be found that the difference
between those two DCMs can be concluded as: α < φ < π < γ for Mode B and α < φ < γ < π for
Mode C.
Mode B [Figure 4a]
According to the steady-state waveforms in Mode B, the equivalent circuits in the first four
intervals are shown in Figure 5. It can be seen that the first three intervals in Mode B are almost the
same as Intervals 2–4 in Mode A, except that the inductor current at the end of Interval 3 (Mode B) can
arrive again at zero.
vAB
vGS6
vCD
iLs
Vo
vGS1
vGS4
I6I5
I4
I0
I1 I2 I8
I3
I7
Vin
(a)
vAB
vGS6
vCD
iLs
Vo Vinn
vGS1
vGS4
I5
I4I3I0
I1
I2
I8I6
Vin
(b)
Figure 4. Steady-state waveforms in: (a) Mode B; (b) Mode C.
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Interval 4 [Figure 5d]: After γ − α, all secondary diodes are reversed biased, which will result in
the secondary-side of transformer being open-circuited. Meanwhile, the primary switches M3 and
M4 are still conducting. Thus, the transformer secondary voltage is clamped at 0, and iLs is kept at
zero. This interval ends up with M2 turned on at zero current. In this zero-current interval, there is no
power transferring in the converter.
(a) (b)
(c) (d)
Figure 5. Equivalent circuits corresponding to the first four intervals in Mode B: (a) Interval 1 [0, φ − α];
(b) Interval 2 [φ − α, π − α]; (c) Interval 3 [π − α, γ − α]; (d) Interval 4 [γ − α, π].
Mode C [Figure 4b]
Similarly, the equivalent circuits corresponding to first four intervals in Mode C are shown in
Figure 6, respectively. It can be seen that the first second intervals in Mode C are almost the same as
Intervals 2 and 3 in Mode A, except that the inductor current at end of Interval 2 (Mode C) can arrive
again at zero.
Interval 3 [Figure 6c] in Mode C is different from those aforementioned intervals. Although the
input DC source Vin is applied on the primary-side of transformer by the switches M1 and M4, there
is no flowing current in the converter. The secondary-side of transformer is open-circuited since all
secondary diodes are reversed biased. Thus, the secondary-side transformer voltage is clamped at Vinn .
Interval 3 ends up with M3 turned on at zero current. This interval also belongs to the zero-current
interval, and there is no power transferring. Interval 4 is the same as Interval 4 in Mode B.
Based on the steady-state analysis in each DCM, the instantaneous current values at the moment
of transition can be calculated. Similarly, the output power and RMS current across inductor can be
also obtained. These theoretical results are listed in Table 2.
Table 2. Theoretical values of inductor current and output power in DCM.
Value Mode B Mode C
I0,pu 0 0
I1,pu φ − α φ − α
I2,pu π − α + φM − πM 0
I3,pu 0 0
γ
π−α+φM
M
Mφ−α
M−1
Po,pu
α2+π2+2πφM−2πα−φ2 M−π2 M
2π
M(φ−α)2
2π(M−1)
ILs,rms,pu 1√3πM
√√√√√ 3M2φ2π − M2φ3 − M2φπ2 + M2π3 − Mα3+3Mα2φ − 6Mαφπ + 3Mαπ2 + 3Mφπ2−
2Mπ3 − α3 + 3α2π − 3απ2 + π3
√
M(φ−α)3
3π(M−1)
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(a) (b)
(c) (d)
Figure 6. Equivalent circuits corresponding to the first four intervals in Mode C: (a) Interval 1 [0, φ − α];
(b) Interval 2 [φ − α, γ − α]; (c) Interval 3 [γ − α, π − α]; (d) Interval 4 [π − α, π].
2.4. Switching Behaviour
Since the converter may work in three different steady-state modes, the switching behaviour
of all switches and diodes also vary with the operation modes. According to the current polarity at
switching moment of all switches and diodes, the switching behaviour in each mode are concluded in
Table 3. First of all, the diodes in the secondary H-bridge can be turned on/off at zero current in any
mode. In Mode A, all switches operate with ZVS and each diode is turned on/off with zero-current.
Compared with Mode A, the switching loss in two DCMs is slightly increased due to the partial switch
losing ZVS, and the switching loss in Mode C is higher than those in Mode B. Thus, Mode A should be
selected as the main operation mode.
Table 3. Switching behavior in different modes.
Mode M1, M3 M2, M4 M5, M6 DS1, DS2
A ZVS ZVS ZVS zero-current-on/off
B ZVS zero-current-on/off ZVS zero-current-on/off
C zero-current-on/off zero-current-on/off ZVS zero-current-on/off
2.5. Operation Range of Each Mode
Through comparing three steady-state modes, it can be found that Mode B is an in-between mode,
and there are two boundary conditions existing between Mode B and the other two modes. Thus,
the operating range of two controllable phase-shifts α and φ will be different in each mode. Knowing
these conditions and range is helpful for the design of the converter.
When γ = π in Mode B, the converter works at the boundary condition (6) between Mode A and
B. At this boundary, the secondary H-bridge works in synchronous rectification mode:
φ =
α + αM + πM − π
M
. (6)
When γ = π − α in Mode B, it works at another boundary condition (7) between those two DCMs,
in which the second zero-crossing happens at the moment of the switch M3 being turned on:
φ =
α + πM − π
M
. (7)
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According to both boundary conditions, the operating range of each mode is shown in Figure 7
for M = 1.5 and M = 2, respectively.
(a) (b)
Figure 7. Operating range of each boost mode with suspended power contours for M = 1.5 and M = 2:
(a) M = 1.5; (b) M = 2.
In Figure 7, the shaded area α ≥ φ represents an invalid operation area. The boundary of the
neighboring modes is plotted by two dashed lines using (6) and (7), respectively, and these two
boundary lines intersect at the point O1. Meanwhile, the power contours with the same normalized
power Po,pu value are shown by solid curves, in which the maximum load capacity of the converter is
located at the point O2, Po,pu,max =
πM(M+1)
2(M2+2M+2) . The operating range with the conventional secondary
phase-shifted control is only along the φ-axis. Compared with conventional control, PPWM + SPS can
expand regulating range of output power and enhance flexibility of phase-shift control.
3. Proposed Control Route of an S-DAB Converter with PPWM + SPS Control
It is obvious that countless control routes exist from full power at O2 to zero power at φ = α for
an S-DAB converter with PPWM + SPS control in Figure 7. Therefore, in order to select a reasonable
control route, theoretical analysis of the inductor current is carried out to achieve lower conducting loss.
Based on Tables 1 and 2, the relationship between normalized inductor RMS current ILs,rms,pu and
phase-shift α at different power contours are shown in Figure 8, with M = 1.5 as an example. It can be
found that, at the high power levels, the converter may work in Mode A. ILs,rms,pu values can arrive at
the minimum values when the converter is operated at conventional secondary phase-shifted control
from O2 to O1 along the φ-axis. At the low power levels from O1 to zero power O0, the converter may
operate in Mode C, in which ILs,rms,pu is minimum and constant for the same power level.
In practical application, each switch and diode has its own snubber/parasitic capacitor. It is
possible to get the voltage ringing on the transformer secondary-side when the converter is working in
a zero-current interval. In Mode C, there are two zero-current Intervals (3 and 4) in the half period.
Taking a capacitor into account, Interval 3 can be equivalent to the new circuit as Figure 9. In this
interval, a resonance circuit is formed by a power inductor and the snubber/parasitic capacitor of the
diode leg. Thus, the voltage ringing will be introduced into the transformer secondary-side. However,
there is no voltage ringing in Interval 4. The main reason is that the DC source Vin in Figure 9 is
short-circuited in interval 4. Compared with Mode C, there is only one zero-current interval in Mode
B and it is free of voltage ringing, which is same as Interval 4 in Mode C. Considering that voltage
ringing will potentially bring up system instability and damage the semiconductor devices, the control
route for low power is put on the boundary line between Mode B and C. Thus, the selected route
from full power to zero power with PPWM + SPS control is given as Equations (8) and (9), which is a
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piecewise function. Under the proposed route control, the converter can achieve at the minimum RMS
current for the full power range and is free of voltage ringing across the transformer.
Figure 8. Normalized inductor RMS current vs. phase-shift α at different power contours for M = 1.5.
Figure 9. New equivalent circuit corresponding to interval 3 in Mode C.
When Po,pu ∈
[
π(M−1)
2M , Po,pu,max
]
,
⎧⎨⎩ φ = π − (2+M)
√
2πM(πM2+πM−2M2Po,pu−4MPo,pu−4Po,pu)+X1
2M3+4M2+4M
α = 0.
(8)
When Po,pu ∈
[
0, π(M−1)2M
]
, {
φ = π − X2
√
Po,pu
M
α = π − X2
√
Po,pu
, (9)
where X1 = 2πM2 + 2πM, X2 =
√
2πM(M−1)
M−1 .
4. Experimental Verifications
To verify the theoretical analysis above, a 200 W S-DAB prototype is built, as shown in Figure 10.
The specifications of the lab-scale converter are listed in Table 4. The gating signals of S-DAB are
implemented using a TMS320F28335 DSP from TI (Texas Instruments, Dallas, TX, USA) and the
switching frequency is set at 100 kHz.
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Figure 10. The layout of a 200 W S-DAB laboratory prototype.
Table 4. Specifications of a 200 W S-DAB converter.
Component Parameter
Input DC voltage Vin 80 V
Load DC voltage Vo 120 V
Power inductance Ls 38 μH, CM400125/MPPcore
Transformer turns ratio nt 15:15, ETD49/N97
Filter capacitor Co 470 μF, 1 electrolytic cap
Switch M1∼M6 STP40NF20, Rds = 38 mΩ
Diode Ds1, Ds2 MBR40250TG, VF = 0.86 V
Based on the analysis of each operation mode in Section 2, a set of experimental waveforms
corresponding to three effective modes are obtained and shown in Figure 11, respectively. These
experimental results match the theoretical prediction closely. In Figure 11c, the voltage ringing shows
up on the transformer secondary-side vCD after iLs decreases to zero and remains a small duration
until vAB = 0. As expected, the voltage ringing is not identified in Figure 11b.
A series of experimental tests are then performed along the proposed minimized rms current
route. The boundary power between the two stages of the control route is calculated to be 52% load,
i.e., 104 W. Thus, the converter works in CCM (Mode A) at the high power of 200 W and 150 W.
Two phase-shift angles are calculated as α = 0◦, φ = 90.25◦ (200 W) and α = 0◦, φ = 63.76◦ (150 W)
according to (8). Experimental results of 200 W and 150 W are shown in Figure 12a,b, respectively.
It can be seen from those two figures that the inductor current iLs is continuous. The related waveforms
satisfy the operation condition of φ > β > α = 0 and all switches can operate at ZVS.
When the output power is lower than 52% load, the converter is operated at the boundary
between Mode B and C. Using (9), two phase-shift angles are obtained as follows: (1) 100 W, α = 28.06◦,
φ = 78.71◦; (2) 50 W, α = 72.46◦, φ = 108.3◦. Experimental results of 100 W and 50 W are shown in
Figure 12c,d, respectively. It can be seen that the transition moment of vAB from Vin to zero happens at
the zero-crossing point of the inductor current and there is a small zero-current duration. The operation
conditions of two experimental results match the boundary feature between both DCMs. In addition,
the voltage ringing on the waveform vCD is prevented in comparison to DCM under conventional
secondary phase-shifted control (Figure 13). Based on these experimental results, the values of the
RMS current, peak current, and efficiency are listed in Table 5, where the highest efficiency can arrive at
95.53% for 150 W. For 50 W operation with conventional control in Figure 13, the measured efficiency
is 88.46%. It is seen that the efficiency using the proposed control is improved slightly since the current
values and the switching behaviour under the two control methods are almost the same and the loss
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due to the ringing accounts for a small portion of total loss. However, the removal of the ringing
phenomenon depresses EMI so that the risk of distortion in gating signals is reduced and the operation
stability is improved consequently.
(a) (b)
(c)
Figure 11. Experimental waveforms of vAB, vCD, iLs and VGS6 (from top–bottom), time scale:
(2 μs/div), (a) Mode A; (b) Mode B; (c) Mode C.
(a) (b)
(c) (d)
Figure 12. Experimental waveforms at four different power levels under the proposed route for
Vin = 80 V and Vo = 120 V, time scale: (2 μs/div), (a) 200 W; (b) 150 W; (c) 100 W; (d) 50 W.
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Figure 13. Experimental waveforms at 50 W with conventional secondary phase-shifted control.
Table 5. Measured results at Vin = 80 V and Vo = 120 V.
Power ILs,rms (A) ILs,peak (A) η (%)
200 W theor. 2.9 4.52 -exp. 3.08 4.7 94.97%
150 W theor. 2.14 3.63 -exp. 2.19 3.63 95.53%
100 W theor. 1.57 2.96 -exp. 1.58 2.92 92.13%
50 W theor. 0.94 2.1 -exp. 0.95 2.07 88.95%
5. Conclusions
In this work, PPWM + SPS control with two controllable phase-shifts is applied on an S-DAB
converter for boost operation and all effective steady-state modes are identified. Based on the
characteristics of each mode, a reasonable control route is developed and implemented on a lab-scale
S-DAB prototype. The experimental results show the consistency with the theoretical analysis
results. Compared with conventional secondary phase-shifted control, the proposed control route
not only makes the converter operate with the minimized RMS current for the whole power range,
but also eliminates the voltage ringing on the secondary-side of the HF transformer completely. More
importantly, the proposed hybrid control can be also applied on the other S-DAB converters in [22–24]
to prevent the voltage ringing and improve stability. In addition, other optimization objectives could
be developed according to various application requirements.
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Abstract: In the modern era, distributed generation is considered as an alternative source for
power generation. Especially, need of the time is to provide the three-phase loads with smooth
sinusoidal voltages having fixed frequency and amplitude. A common solution is the integration
of power electronics converters in the systems for connecting distributed generation systems to
the stand-alone loads. Thus, the presence of suitable control techniques, in the power electronic
converters, for robust stability, abrupt response, optimal tracking ability and error eradication are
inevitable. A comprehensive review based on design, analysis, validation of the most suitable
digital control techniques and the options available for the researchers for improving the power
quality is presented in this paper with their pros and cons. Comparisons based on the cost, schemes,
performance, modulation techniques and coordinates system are also presented. Finally, the paper
describes the performance evaluation of the control schemes on a voltage source inverter (VSI) and
proposes the different aspects to be considered for selecting a power electronics inverter topology,
reference frames, filters, as well as control strategy.
Keywords: voltage source inverters (VSI); voltage control; current control; digital control;
predictive controllers; advanced controllers; stability; response time
1. Introduction
Nowadays, energy demand is getting increased with the passage of time and distributed
generation (DG) power systems especially through wind, solar and fuel cells as well as their related
power conversion systems are conferred immensely. Many problems like grid instability, low power
factor and power outage etc. for power distribution have also been increased with increase in energy
demand [1]. However, DG power systems are found to be a sensible solution for such problems as they
have relatively robust stability and causes additional flexibility balance. Moreover, their utilization
can also improve the distribution networks management and carbon release is also reduced. VSIs are
extensively necessitated for the commercial purpose as well as for the industrial applications as they
play a key role in converting the DC voltage and current, usually produced by various DG applications,
into AC before being discharged into the grid or consumed by the load. Several control systems are
introduced, various schemes are proposed and numerous techniques are updated in order to facilitate
the control of three-phase VSI. The objectives of these control schemes are to constrain the high and
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low-frequency electromagnetic pollution and to inject the active power with zero power factor into the
grid [2]. The smooth and steady sinusoidal waveform can be a good input to a load for getting the
most suitable response, therefore, the output of the inverter, which normally enjoys special standards
and characteristics, should be controlled for providing an aforementioned waveform to load and grid.
Generally, it is observed that several problems are caused in linking the DG power system to a grid
or grid to load in bidirectional inverters, i.e., grid instability, distortion in the waveform, attenuation as
well as major and minor disturbances. Hence, in order to overcome these problems and to provide
high-quality power, appropriate controllers with rapid response, compatible algorithm, ability to
remove stable errors, less transit time, high tracking ability, less total harmonic distortion, THD value
and smooth sinusoidal output should be designed. Various controllers are designed for achieving
these qualities. The cascade technologies are introduced in the literature comprises of an inner current
loop and outer voltage loop [3–12]. As the inner-loop current controller plays a fundamental role in
closed-loop performance, various control approaches like PI [3–6], H∞ [7,8], deadbeat [9–11,13] and
μ-synthesis [11] are extensively applied. Outer voltage loop in the aforementioned cases refines the
tracking ability and decreases the tracking error. In case of no input limitations, aforesaid PI controllers
are the best choice for stabilizing the inner loop performance. However, input constraints restrict
their performance and no optimization is usually observed by using PI controllers. The deadbeat
control method is proposed in [9] to enhance the closed-loop performance but unfortunately, it was
found highly sensitive to the disturbances, parameters mismatches and measurement noise. Later on,
some observed based deadbeat controllers are introduced in order to provide compensation for
these discrepancies, however, a trade-off was observed between phase margin and closed-loop
performance [9,10]. Afterwards, H∞ controllers in [7,8] are offering robust output response instead of
input constraints, however, guaranteeing only the local stability like the μ-synthesis controller in [12].
Several other manuscripts are also amalgamated with literature for fulfilling the demand of
electric power regarding fulfilling the environmental principles concerning green-house effects [14–18].
Various structures and topologies for interconnecting DGs are presented in [19–21] for parallel
operation and in [22–24] for independent operation. For this reason, various control strategies are
anticipated for stabilizing the system to control the voltage and frequency in case of unbalanced load
and nonlinear loads. Many researchers have proposed several schemes for designing the controller in
order to refine the quality of output voltage of DC to AC inverter. In [25], a control scheme is presented
for a DG unit in islanded mode, this control technique is suitable for balanced load conditions for a DG
unit when it is electronically coupled. However, this technique is constrained to small load variations
and remain unable to stabilize the system in large load variations. A robust controller is proposed
in [26] for balanced as well as unbalanced systems. However, it fails to address non-linear load properly.
In [27], a repetitive control is implemented for controlling the inverters but the relatively slow response
and absence of a systematical technique for stabilizing the error dynamics are the core problems. In [28],
the uncomplicatedly designed controller is used to mitigate the load disturbances up to a significant
extent through a feedforward compensation element, however, it is only restricted to balanced load
conditions. In [29], a spatial repetitive control technique is implemented for controlling the current
in a single-phase inverter. The results are satisfactory under non-linear load conditions; however,
it is not guaranteeing the optimal tracking ability for a three-phase inverter. In [30], a discrete-time
sliding mode current controller is proposed, it is optimally operating to control the system at a sudden
load change, an unbalanced load and a nonlinear load, however, the system is quite intricate. In [31],
the voltage and frequency controller is presented through a discrete-time mathematical model in
order to operate the distributed resource units. This technique is achieving good voltage regulations
under different load conditions but the results are not verified through the experimental setup. In [32],
a controller is proposed having an adaptive feedforward compensation method applied through
a Kalman filter for estimating the variation in parameters, the response was robust; however, tuning of
covariance matrices are not appropriately described in the paper. In [33], a corresponding controller
is recommended for distributed generation systems in grid applications, the anticipated controller is
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good in handling the grid disturbances and handling the nonlinearities, however, it is not suitable
in stand-alone mode due to the nonexistence of voltage loop. In [34,35], the adaptive controller is
used and voltage tracking is achieved precisely. The system is guaranteed under systems parameter
variations, however, complexity in computation exists and a certain pre-defined value is needed for
parameters. In [36], an output voltage controller based on the resonant harmonic filters is presented.
It measures the capacitor current and load current in the same sensor. Unbalanced voltage condition
and harmonic distortion are compensated in this controller. However, THD value is not defined
appropriately, therefore, it is complicated to assess the quality of the controller. An adaptive control
technique based proportional derivative controller is presented in [37], for a pulse width modulated
inverter operation in islanded distributed generation system, voltage regulation under numerous load
conditions is evaluated, though it is not easy to achieve the suitable control gains as par the designing
procedure specified in the paper. Moreover, voltage and frequency are optimally controlled, active and
reactive power unbalancing is aptly compensated through small signal modeling of inverters in [38].
The key purpose of this study is to provide a comprehensive review of the digital control
strategies for different types of three-phase inverters in stand-alone as well as grid-connected
modes. Correspondingly, explanation, discussion and comparison of the various control strategies are
described in this manuscript in detail.
The manuscript is organized as: classification of voltage source inverters is described in Section 2.
Section 3 discusses the characteristics of control systems, followed by a depiction of reference frames
in Section 4. The control strategy in decoupled dq frame and time-delay sampling scheme for VSI
are depicted in Sections 5 and 6 respectively. An overview of the most commonly used filters and
damping techniques is illustrated in Sections 7 and 8 respectively. The grid synchronization techniques
followed by modulation techniques are described in Sections 9 and 10 of the manuscript, respectively.
Moreover, control Techniques along with their pros. & cons. are described in Section 11. In Section 12,
comparative analysis and future goals for the researchers are elaborated. Whereas, conclusions are
drawn in Section 13.
2. Classification of VSIs
There are various types, in which the inverters are categorized. Figure 1 shows the complete
detail of categories in which voltage source inverters are classified.
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Figure 1. Classification of voltage source inverters (VSIs) in high power drives.
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2.1. Multilevel Diode Neutral-Point Clamped Inverter
Multilevel inverter (MLI) was proposed in 1975, its design was like a cascade inverter with
diodes facing the source. This inverter was later transformed into a Diode Clamped Multilevel Inverter,
which is also named as a Neutral-Point Clamped Inverter (NPC) [39]. In this type of multilevel inverters,
the integration of voltage clamping diodes is indispensable. An ordinary DC-bus is separated by
an even number of bulk capacitors connected in series with a neutral point in the middle of the line
that is dependent on the voltage levels of the inverter. In Figure 2, a five-level NPC-MLI is shown,
here the clamping diodes are interlinked to M-1 regulatory pairs if M is considered as voltage levels of
the inverter.
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Figure 2. Five-level diode neutral-point clamped inverter.
The neutral point converter was designed by Nabae, Takahashi and Akagi in 1981, this was
basically a three-level diode-clamped inverter [40]. A three-phase Three-level diode-clamped inverter
is shown in Figure 3.
The NPC-MLI is considered as an important device in conventional high-power ac motor drive
applications like mills, fans, pumps and conveyors, moreover, it also offers solutions for industries
including chemicals, gas, power, metals, oil, marine, water and mining. The back-to-back configuration
of inverters for reformative applications is also considered as a major plus point of this topology, used,
for example, in regenerative conveyors, mining industry and grid interfacing of renewable energy
sources like wind power [41].
There are several benefits as well as drawbacks of multilevel diode-clamped [39,42]. A common dc
bus is shared by all the phases, this results in the reduction of capacitance requirements of the inverter.
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Due to this reason, implementation of a back-to-back topology is not only credible but can also be
applied practically for performing different operations in an adjustable speed drive and a high-voltage
back-to-back inter-connection. The capacitors can be recharged as a group. On fundamental frequency,
switching efficacy is relatively higher. However, real power flow is problematic in case of a single
inverter as the intermediate dc levels will tend to overcharge or discharge due to inappropriate
monitoring and control. The number of clamping diodes are quadratically associated with the number
of levels, which can be unwieldy for units with a high number of levels.
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Figure 3. Three-level diode neutral-point clamped inverter.
2.2. Multilevel Capacitor Clamped/Flying Capacitor Inverter
A corresponding topology for the NPC-MLI topology is the Flying Capacitor (FC), or Capacitor
Clamped, MLI topology, it is depicted in Figure 4. As an alternative to clamping diodes, capacitors are
used for holding the voltages to the referred values. In the NPC-MLI, M − 1 number of capacitors are
integrated on a shared DC-bus, where M is the level number of the inverter and 2(M − 1) switch-diode
regulatory pairs are used. Though, for the FC-MLI, instead of clamping diodes, one or more capacitors
are used to produce the output voltages depends upon the position and the level of the inverter.
They are coupled to the midpoints of two regulatory pairs on the same position on each side of
a midpoint [42], see capacitors Ca, Cb and Cc in Figure 5.
The basic difference is the usage of clamping capacitors in place of clamping diodes, as using
them increases the number of switching combinations as capacitors do not block reverse voltages [42].
Numerous switching states would be able to produce the same voltage level and the redundant
switching states would also be available.
DC side capacitors in this topology have a ladder-like structure and the voltage on each capacitor
deviates from that of the other capacitor. The voltage increment between two adjacent legs of the
capacitors provides the size of the voltage steps in the output waveform. One advantage of the
flying-capacitor-based inverter is the redundancies for inner voltage levels; i.e., two or more effective
switching amalgamations can produce an output voltage.
Unlike the diode-clamped inverter, the flying-capacitor inverter never requires all of the switches
to be on (conducting state) in a consecutive series. Moreover, the flying-capacitor inverter has
phase redundancies, while the diode-clamped inverters have only the line-line redundancies [40].
These redundancies provide selective charging and discharging of specific capacitors and it can be
incorporated in the control system for the voltage balancing across the various levels.
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Figure 4. Multilevel (Five-level) capacitor clamped/flying capacitor inverter.
There are several advantages and disadvantages of multilevel flying capacitor inverters [41,43].
Phase redundancies are offered for balancing the voltage levels between the capacitors. Active and
reactive power flow can be regulated. The presence of various capacitors allows the inverter to ride
through outages for short duration and deep voltage sags. However, the control system is complex for
tracking the voltage levels for all of the capacitors. Correspondingly, recharging all the capacitors to
the same voltage level and startup are complex. Switching operation and efficacy are poor for real
power transmission. The installation of large numbers of capacitors is not much economical and it also
makes the system bulky as compared to the clamping diodes in multilevel diode-clamped converters.
Likewise, packing is also tougher in the inverters with a higher number of levels. The five-level and
three-level FC-MLIs are represented in Figures 4 and 5 respectively.
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Figure 5. Three-level capacitor clamped/flying capacitor inverter.
2.3. Cascaded H-Bridge Inverter
There are minimum three voltage levels for a multilevel inverter using cascaded topologies. In order
to attain a three-level waveform, a single full-bridge or H-bridge inverter is considered. Each inverter is
provided with a separate DC source. A three-level cascaded inverter is shown in Figure 6.
By using different combinations of the four switches, Sa, Sb, Sc and Sd, each inverter level can
produce three different outputs of voltage, i.e., Vdc, 0 and −Vdc by connecting the dc source to the ac
output. −Vdc can be obtained by turning on switches Sb and Sc whereas for obtaining Vdc, switches Sa
and Sd can be turned on. However, for achieving the output voltage on 0 level either Sa and Sb or Sc
and Sd can be turned on. The different full-bridge inverters must be connected in series in the way that
the finally produced voltage waveform should be the sum of the inverter outputs. Multilevel cascaded
inverters are proposed for the applications such as static VAR generation (reactive power control),
an interface with renewable energy sources and for battery-based applications. The main reasons
for preferring a cascaded multilevel H-bridge inverter are the availability of possible output levels
more than twice the number of dc sources [42–44]. The series of H-bridges enables the manufacturing
and packaging process more easy, quick and economical. However, the requirement of a separate dc
source for each H-bridge constrains the applications of these inverters to the products having multiple
separate DC sources already or readily available.
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Figure 6. Cascaded H-bridge multilevel inverter.
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2.4. Two-Level Three Phase VSI with an Output Filter
A simple two-level inverter is used to convert dc to ac output. It consists of six switches, IGBTs and
MOSFETs are the two most suitable switching components for these inverters. Due to simplicity in
their structure and ability to handle the voltage by keeping the system stable, they are preferred
utmost in the industry and for commercial purpose due to their support in uninterruptible power
supply applications. These are usually connected to the load or the grid by using LC or LCL filter.
Various types of control systems are implemented by the researchers to improve their performance,
robustness and stabilization, compensating the power losses and lowering the THD value. SPWM
or SVPWM are mostly applied to these types of inverters for getting appropriate values. Two level
three phase VSI is shown in Figure 7. In Figure 7, the S1 to S3 and S′1 to S
′
3 shows the switches of the
inverter. Whereas, uc represents the voltage across the capacitors, C.
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Figure 7. Two-level three phase VSI with an output LC filter.
2.5. Three Phase Four-Leg VSI with an Output Filter
Nowadays, a growing interest in using the three-phase four-leg inverters is observed from
the researchers’ due to their ability to handle the unbalanced loads efficaciously in four-wire
systems [45,46]. In this topology, the neutral point is proposed by connecting the neutral path to
the mid-point of the additional fourth leg, as shown in Figure 8. In Figure 8, uo represents the output
voltage of the LC filter, whereas M represents the point neutral point between two switches, SM and
S′M. Even though the configuration in this topology does not need expensive and large capacitors and
produces lower ripple on the DC link voltage, however, using two extra switches lead to a complex
control system [47]. Additionally, the split DC-link voltage is about 15% less as compared to the AC
voltage in this configuration [48].
Another topology can be using split DC link, which is the most common way of providing
a neutral point to three-phase VSIs. This configuration can be provided by using two capacitors
i.e., splitting the DC-bus into two parts by using a pair of capacitors and by connecting a neutral
path to the mid-point of these capacitors, as shown in Figure 9. Both these configurations have
several advantages and disadvantages, however, the split dc-link is found unsuitable for handling the
unbalanced loads, whereas, three-phase four leg inverter is found most appropriate for handling the
non-linear and unbalanced load conditions. A comparison of different types of VSIs with respect to
their characteristics, control contents and complexity is described in Table 1.
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Table 1. Comparison of different types of VSI in terms of design, implementation & complexity.
Characteristic
Cascaded
H-Bridge VSI
NP-Diode
Clamped VSI
Flying
Capacitor VSI
2L-VSI
Design & implementation
complexity High Low Medium Low
Specific Requirements Separate DCsources Clamping diodes
Additional
capacitors IGBTs/MOSFETs
Control Concerns Power Sharing Voltage balancing Voltage Setup Voltage/currentregulation
Modularity High Low High Low
Fault tolerance ability Easy Difficult Easy Easy
Reliability Medium Medium Medium-High High
Converter Complexity Medium Medium Low-Medium High
Controller Complexity Medium-High Medium-High Medium-High Medium
Power Quality Good Good Good Medium
Operational Power (MW) 3–6 3–7 3–6 3
Switching devices MV-IGBT, IGCT MV-IGBT, IGCT MV-IGBT,IGCT LV-IGBT
3. Characteristics of Control Systems
There are several parameters and characteristics through which a particular control system is
identified. Mainly, there are two characteristics of a control system are found i.e., analog or digital
control systems. Both are having some advantages and disadvantages, described as follows:
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3.1. Analog Control System
The control systems in which the input and output are designed and analyzed by continuous
time analysis or Laplace transform (in s-domain) using state-space formulations. In analog control
systems, the representation of the time domain variable is assumed to have infinite precision. Hence,
the equations of state space model are differential equations. These systems can be designed without
using a computer, microcontrollers or a programmable logic control (PLC). Implementation of analog
signals is generally done by using Op-amps, capacitors etc. Robustness against crash or breakdown,
having a wide dynamic range, analytical composition accessibility and continuous processing indicate
numerous advantages of the analog control systems. However, slow processing speed, interference,
complicated implementation in comparative logic, intelligent control systems, neural networks and
MIMO are several disadvantages of analog control systems.
3.2. Digital Control System
In digital control systems, modeling, designing, implementation and analysis is carried out in
discrete-time or z-transformation domain. In digital control systems, as the name depicts that digital
signals are analyzed. Therefore, time is sampled and quantized for state space equations. Additionally,
as a digital computer has finite precision, extra attention is needed to ensure that error in coefficients,
i.e., A/D conversion, D/A conversion etc. are not producing any disturbances or inadequate effects.
In a digital controller, the output is a weighted sum of current as well as previous input and output
samples, therefore, its implementation requires the storage of relevant values in a digital controller.
Mostly, a digital controller is implemented via a computer, so, found most economical to control
the plants. Moreover, it is relatively easier to constitute and reconstitute through software. Likewise,
programs can be leveled to the confines of storage without any additional cost. Correspondingly, digital
controllers are compliant with constraints of the program can be changed. Furthermore, the digital
controllers are less responsive to the changes in environmental conditions, unlike the analog controllers.
Flexibility, swift expansion, uncomplicated implementation in comparative logic, intelligent systems
and MIMO, high accuracy as well as robustness against interference are several advantages of these
systems. Though, low processing speed, low dynamic range and non-user-friendly interface are the
several drawbacks of the digital control systems. The digital controllers are implemented with various
technologies which are classified into three categories expressed as follows:
1. Microcontroller Based implementation (MC) [49–51]
2. Digital Signal processing-based implementation (DSP) [52–54]
3. Field programmable gate array-based implementation (FPGA) [55–57]
In reliable scientific research, generally, DSP is used. Fixed point arithmetic and floating-point
algorithms are mostly used in implementing the digital control technique by DSP. A traditional slow
microprocessor is used normally in slow applications. However, an FPGA is found adequate in fast
controllers, due to its abilities of bug fixing and to be reprogrammed in complex structures.
A general structure of a closed loop grid connected digital control system, with an inner current
loop and an outer voltage loop, is depicted in Figure 10. In this figure, a voltage source inverter with
an output filter is considered. An AC bus is connected to point of common coupling, PCC. Moreover,
coordinates transformation from abc to dq is achieved by a phase angle, PH. However, PLL represents
the phase locked loop. The symbols S1, S2, S3, S′1, S
′
2 and S
′
3 represents the switches, responsible for
positive and negative sequences of the inverter output.
The vdre f . and vqre f . represents the reference voltages in dq frame. SVPWM shows the space vector
pulse width modulation technique for generating drive signals for a voltage source inverter.
The voltage across capacitors, uc and current across inductors, iL are measured and transformed
into a synchronized dq reference frame. The input voltage is computed in the dq frame on the basis of
vre f . in the three-phase reference frame. The computed data is then transformed from rotating dq to
abc reference frame. Afterward, the PWM technique would be selected accordingly.
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Figure 10. Schematic diagram of a controlled three-phase grid connected VSI with a digital controller.
4. Reference Frames
Control systems are implemented in either a single phase or a three-phase synchronous reference
frame. These frames are synchronized with each other through special formulation in order to
be compatible for facilitating the modeling, design, analysis and transformation of one phase and
three phase systems into other systems. Complex structures, especially for multi-level converters,
can be simplified by using these reference frames describes as follows [1,58].
4.1. abc Reference Frame
A general three-phase system is said to be applied to abc frame without any transformation.
An individual controller is to be used for each phase current in abc frame but Delta and star connection
has to be considered for designing a control system. Non-linear controllers are used in this system due
to their rapid dynamic response.
4.2. dq Reference Frame
This frame is used in three-phase systems. Park’s Transformation is used for transforming the abc
frame into dq frame. This transformation causes the current and voltage waveforms to be converted
into a frame that rotates synchronously with the grid voltage. As a result, the variables are converted
into DC variables and they can easily be controlled and filtered if required.
4.3. αβ Reference Frame
This frame is used in three-phase systems and sometimes sensationally in single phase systems
too. Grid current is transformed into a stationary reference frame from abc frame or single-phase
frame by using Clark’s transformation. Therefore, by using this transformation control variable can be
transformed into sinusoidal quantities.
5. The Control Strategy in Decoupled dq Frame
In a digital control scheme in dq reference frame, decoupling is the most important issue to be
discussed. Generally, a balanced and interrupted sinusoidal waveform can be obtained by adopting
ac voltage control in an inverter station. Therefore, the fundamental requirement is to simplify the
control design [59]. The controller in an inverter station is based on a mathematical steady-state model
in the synchronous reference frame. Moreover, during a balanced network state, the direction of the
167
Electronics 2018, 7, 18
current injected into the loads is assumed as the reference direction. The mathematical representation
of a steady-state model is expressed as following:{
ubd = ωLisq + usd
ubq = −ωLisd + usq (1)
In Equation (1), the terms ubd and ubq represents the voltages in dq frame under balanced network
conditions. Likewise, kp and ki represents the proportional and integrated controllers and the equation
by using aforementioned coefficients represents a PI controller. Correspondingly, usd and usq represents
the bus voltages in dq axis. However, isd and isq represents the active and reactive current respectively.
Commonly, the d-axis is fixed to the voltage source space vector, i.e., the amplitude of the desired ac
voltage space vector is kept constant and the value of usq = 0. Then Equation (1) can be simplified as:{
ubd = ωLisq + usd
ubq = −ωLisd (2)
According to Equation (2), the control structure of the inverter station is shown in Figure 11,
where a PI controller is employed in the ac voltage control [60]. Moreover, usre f . is the reference voltage
which can be set accordingly for the desirable amplitude of AC bus voltage.
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Figure 11. The decoupling control strategy in dq reference frame.
6. Time Delay Sampling Scheme for VSI
Time sampling for digital controllers is done by using a discrete time-domain analysis, i.e., z-domain.
Two fundamental advantages of using z-domain analysis over s-domain (continuous time domain)
analysis for designing a current controller are: First the control implementation is achieved on
a computer-based system, i.e., the control calculation, sampling measurements and PWM signals sequence
are updated in discrete time steps. Although, this sample and hold feature is a characteristic of a control
system and effects its dynamics as per the referred sampling frequency. Secondly, the multiple time delays
can be modeled by using a backshift operator, which affords no simplifications in linear control design,
unlike continuous time domain, where the multiple time delays were sampled using an exponential term,
which is approximated generally by applying Taylor-series expansion. The sampling effect is a most
critical requirement to handle model uncertainties, issues in power supplies and relative disturbances.
Therefore, in order to deal with aforementioned issues, zero order hold, ZOH should be incorporated in
the control system. In ZOH, a pole or a zero is added into the existed controller through the compensator.
The fundamental advantage of this technique is its uncomplicated structure to be implemented on a system,
though, it only affects a limited share of the overall delay.
There are two basic sampling routines generally employed in the digital control systems, i.e., single
updated sampling and double updated sampling [61]. A single-update sampling method comprises
of the measurement samplings, in which calculated modulation indexes are updated once in every
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switching period. Whereas, a double-update sampling concept conferred to a PWM concept in which
the measurement sampling and therefore, the calculated modulation index are updated twice in every
switching period [61]. The detailed single-update and double-update sampling are shown in Figure 12,
where, T(k) represents the switching period of the present time slot. However, T(k − 1) and T(k − 2)
shows the switching period of the former time slots.
A single-update PWM-technique with sampling at the beginning of a switching period is depicted
in Figure 12a. In this technique, the modulation index is updated once in beginning of a switching
period. A time domain of one sampling time is introduced in the control loops. This effect is modeled
with a backshift operator while taking discrete time domain into the account.
Figure 12b shows another scheme of a single-update PWM sampling in which the modulation
index is updated in middle of a switching period. Therefore, the time delay due to sampling and
updating routine is the mean value of the two converter voltage reference values, i.e., actual and former
control cycles. Therefore, the transfer function of a single-update PWM technique with sampling in
middle of a switching period is determined.
In the double-update sampling concept, sampling and updating occurs twice in each sampling
period. In this technique, the modulation index is updated on the basis of former control cycle’s
measurements. According to this behavior, the time-delay is one control cycle. The pattern of
a double-update sampling is presented in Figure 12c.
Figure 12. Time delay model of a VSI (a) single-update time delay model (sampling at beginning)
(b) single-update time delay model (sampling at middle) (c) double-update time delay model for a VSI.
7. Output Filters for Inverters
The harmonics reduction is the foremost priority of the researchers while designing a power
electronics or an electrical system. Therefore, an output filter is used for this purpose. An output filter
uses the controlled phenomenon of switching the semiconductor devices for harmonics reduction.
There are numerous topologies of such filters introduced in the literature by combining the inductor
(L) and capacitor (C) i.e., L, LC and LCL filters unified with the inverters to their output.
7.1. L-Filter
In high switching frequency inverters, the first order L-filter is considered as the most suitable
filter. However, inductance decreases the dynamics of the whole system.
7.2. LC-Filter
An LC filter is a second-order filter having substantially sophisticated damping behavior as
compared to an L-filter. This filter topology is relatively easier to design and it is a compromise between
the values of inductance and capacitance. The cut-off frequency needs the relatively higher value
of inductance whereas the voltage quality can be improved through the higher value of capacitance.
The value of resonant frequency is dependent on the impedance of the grid when the system is
connected to the grid supply. An LC-filter is mostly preferred in standalone mode. The three-phase
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two-level and three-phase four legs voltage source inverters with an integrated LC filter are shown in
Figures 7 and 8 respectively.
7.3. LCL-Filter
An LCL filter is a third order filter, mostly used for the grid-tied inverters. The lower frequency
is preferable in presence of aforementioned filters. This filter supports the comparatively healthier
decoupling between the filter and the grid impedance. This filter should be precisely designed by
taking into consideration the parameters of the inverters. Otherwise even the smaller values of
inductance can bring resonance and unstable states into the system. However, the smaller inductance
can provide optimized current ripple diminishing values. A three-phase VSI with an LCL filter is
shown in Figure 13. Where, Vth and Zth represents the Thevenin voltage and Thevenin impedance
respectively. However, the complexity of the control system inflated significantly and the dynamic
performance of the inverter can perhaps be affected when relatively complex filter structures are
employed. Thus, these topologies are most suitable for high power applications, which employ low
switching frequencies. However, Figures 14 and 15 show the one-leg block diagram of a single-phase
and three-phase grid-connected systems, respectively. Where, Kpwm represents the pulse width
modulation characteristic of the system, whereas, ug, ui, uc, Lg, Li, ii and ig represents the grid side
voltage, inverter side voltage, voltage across capacitor, grid side inductance, inverter side inductance,
inverter side current and grid side current respectively.
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Figure 13. A Three-phase voltage source inverter in grid-connected mode.
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Figure 14. One-leg block diagram of a single-phase grid-connected system.
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Figure 15. One-leg block diagram of a dual-loop current control strategy for VSI.
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8. Damping Techniques for Grid-Connected VSIs
In the grid-connected applications, LCL filter is highly preferred due to its harmonic suppressing
capability. In this case, the voltage across the point of common coupling PCC is controlled in
synchronism with the current. Therefore, it becomes possible to regulate the active and reactive power
injected into the grid according to the requirement. The LCL filter offers a resonance frequency which
can be a source of instability in the closed-loop system. This problem is stated by various researchers
in the literature and numerous damping strategies are proposed to solve it [62–65]. Damping methods
can be classified into two groups. (i) Passive damping and (ii) Active damping.
8.1. Passive Damping
Passive damping is to inserting passive elements in the filter for reduction of the resonant
peak in the system [32]. Generally, passive damping schemes never desire any amendments in the
control strategy. Though, these approaches change attenuation of the filter, as a result of which losses
increases [18,32,34]. The passive damping techniques, presented generally in the literature, results in
the addition of a simple resistor in series with the filter capacitor [63]. The major drawback of this
technique is a reduction in filter attenuation, increasing power losses and large filter volume [62].
A general schematic of passive damping control strategy for a grid connected VSI is shown in Figure 16.
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Figure 16. One-leg block diagram of a passive damping control strategy for a grid-connected VSI.
8.2. Active Damping
The active damping methods are proposed to overcome the drawbacks associated with the
passive damping techniques. Active damping techniques offer modifications in the control policy
in order to afford closed loop damping [65,66]. The active damping techniques are classified into
3 groups, i.e., single loop, multi-loop and complex controllers. Single loop methods are incorporated
to damp the LCL filter resonance, without supplementary measurement. These methods comprise of
low pass filter-based method, virtual flux estimation method, sensor-less method, splitting capacitor
method, notch-filter method and grid current feedback method. Generally, single-loop methods
are found relatively robust during uncertainty in parameters and variation in grid inductance [62].
Multiloop methods explore additional measurements. This group comprises of capacitor current
feedback, capacitor voltage feedback and weighted average current control techniques. However,
the third group of active damping methods is based on complex control structures. This outcome of
these techniques is usually a suitable and a robust dynamic response [67]. These techniques include
predictive control, state-space controllers, adaptive controllers, sliding mode controller and vector
control. Additionally, when LCL filter is selected, there are two options for current control: grid current
or converter current. Various techniques are proposed but there exists a disagreement in the literature
about the suitable solution of these issues and it is agreed that the current control strategy should be
carefully selected. An active damping technique with a damping resistance as well as a harmonic
compensator are described in [65]. A general schematic of active damping control strategy for a grid
connected VSI is shown in Figure 17.
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Figure 17. One-leg block diagram of an active damping control strategy for a grid-connected VSI.
9. Grid Synchronization Techniques
The grid voltage must be synchronized with the injected current in a utility network for
a significant output. In synchronization algorithm, phase of the grid voltage vector is considered and
control variables i.e., grid voltages and grid currents are synchronized by using it. Various methods
are introduced in literature for extracting the phase angle [68]. Some commonly used techniques found
in credible research articles are discussed as:
9.1. Zero-Crossing Technique
The simplest method to implement is Zero-Crossing method. However, it is not considered on
a larger scale due to poor performances reported in the literature. Especially, during voltage variations,
ample values of harmonics and notches are observed.
9.2. Filtering of Grid Voltages
The grid voltages can be filtered in the dq frame as well as in the αβ reference frame.
The performance of zero-crossing method is improved by voltage filtering [68]. However, it is
a complicated process to extract the phase angle out of utility voltage, especially during a fault
condition. This method uses the arctangent function to realize the phase angle. Generally, a delay is
observed in processing a signal while using the filtering method. Therefore, designing of the filter
must be considered critically.
9.3. Phase Locked Loop Technique
The phase locked loop, PLL technique is considered as the state-of-the-art method to obtain
the phase angle of the grid voltages. The PLL is implemented in dq-synchronous reference frame.
In this case, the coordinates transformation from abc to dq is preferred and reference voltage, ûd
would be set to zero for realizing the lock. A general schematic of PLL technique is depicted in
Figure 18. A PI regulator is generally used to control the reference variable. Afterward, the grid
frequency is integrated in the system and utility voltage angle is acquired after passing through
a voltage-controlled oscillator, VCO. This voltage angle is then fed into the αβ to dq transformation
module for transforming into the synchronous reference frame.
This technique is found the most suitable for rejecting notches, grid harmonics and other
disturbances. However, additional improvements are needed to handle the unsymmetrical voltage
faults. Especially, filtering techniques to filter the negative sequence should be proposed in case of
unsymmetrical voltage faults, as second-order harmonics are propagated by the PLL system and
reflected in the obtained phase angle. Moreover, it should be assured to estimate the phase angle of the
positive sequence of the grid voltages during unbalanced grid voltages [68].
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Figure 18. General schematic of a three-phase PLL technique.
10. Modulation Schemes
In power electronics converters, the major problem is the reduction in harmonics. PWM control
techniques provide the most suitable solution for harmonics reduction. A sinusoidal output having
controlled values of frequency and magnitude is the core purpose for using these PWM techniques.
Primarily, PWM techniques are classified into three major categories i.e., Triangular Comparison-based
PWM (TC-PWM), Space Vector-based PWM (SV-PWM) and Voltage look-up table-based PWM
(VLUT-PWM).
10.1. Triangular Comparison Based PWM
In Triangular Comparison based PWM (TC-PWM) techniques, PWM waves are produced by
the combination of an ordinary triangular carrier and a fundamental modulating reference signal.
The triangular carrier signal has relatively very higher frequency than that of a fundamental modulating
reference signal. The magnitude and frequency of the fundamental modulating reference signal control
the magnitude and frequency of the central module in the grid side. PWM and Synchronous PWM
(SPWM) are the core techniques to be mentioned in TC-PWM [69].
10.2. Space Vector Based PWM
In SVPWM techniques, the revolving reference vectors provide the reference signals.
The magnitude and frequency of central module in grid side are controlled by the frequency and
magnitude of the revolving reference vectors respectively. This technique was first introduced to
generate vector based PWM in the three-phase inverters. However, nowadays it is expanded to various
other newly introduced inverters. SV-PWM is considered to be the more advanced technique for PWM
generation for getting qualified sinusoidal output with low THD values [69].
10.3. Voltage Look-Up Table-Based PWM
In VLUT-PWM, a new method is introduced to obtain the voltage reference based on the current
reference for an inverter. The major advantage of this technique is its compatibility and simplicity with
the load conditions. The switching frequency in this technique is usually taken significantly lower as
compared to various other presented techniques [52].
11. Control Techniques
Connecting the grid to the distributed generation system plays a key role and if bit negligence
is shown in implementing this procedure, a number of problems can arise i.e., the grid uncertainty
and disturbance, so in order to overcome this situation, a suitable controller must be designed for it.
In this section, the most appropriate control techniques are described according to their applications.
Various single loop and multiloop control systems are discussed in the literature for power droop
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control, voltage and current control. In which inner loop is for current regulation and outer loop
is for voltage regulation [13,70,71]. In Figure 19, the categorization of classical an advanced control
technique is depicted clearly.
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Figure 19. Classification of control techniques for VSIs.
11.1. Classical Control Techniques
The classical controllers include the category of controllers for adding or subtracting a proportion
and adjusting the system accordingly. These controllers involve proportional (P), proportional
integration (PI), proportional integral derivative (PID) and proportional derivative (PD) controllers.
These controllers are considered as the most fundamental controllers in the industry for controlling
linear systems and considered as the base of control theory. Lot of work in literature is being done
on these controllers [49–52,72–78]. The fundamental benefits of implementing these controllers are
their ability to tune themselves according to the requirement of the plant and their simple structure.
Moreover, they are the most commonly used controllers on commercial levels, so easily available.
However, their tracking ability, response time and ability to handle stable error are relatively lower as
compared to modern state-of-the-art controller. The schematic of a digital PI controller for controlling
a three-phase VSI with an LC filter in stand-alone mode is shown in Figure 20. In Figure 20, ia f ,
ib f and ic f represents the filter current across phase a, b and c respectively. Likewise, va, vb and vc
characterizes the voltage across phase a, b and c respectively. Likewise, id and iq represents the current
across the d and q axis respectively. Moreover, Sa, Sb and Sc represents the switching commands across
phase a, b and c respectively. Correspondingly, Vdre f . and V
q
re f . symbolizes the reference voltages along
d and q axis respectively.
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Figure 20. Schematic of a PI control algorithm for a VSI.
11.2. PR Controllers
PR controllers are the combination of proportional and resonant controllers. The frequencies
closer to resonant frequency are integrated by the integrator. Therefore, phase shift or stationary
error do not occur. This controller can be applied in both ABC and αβ frames. Due to high gain near
resonant frequencies, this controller has the ability to eliminate the steady-state errors of electrical
quantities. The resonant controller maintains the network frequency equal to the resonant frequency.
It is capable of adjusting the frequency according to changes in grid frequency. However, an accurate
tuning is always needed for optimal results and this technique is found sensitive to the frequency
variations [30,31]. These controllers are relatively better than PI controllers in terms of their tracking
ability and response time. If used with a harmonic compensator, they can optimally handle THD.
Their capability to handle current in grid-connected inverters is also remarkable. However, damping
issues still exist. The active and passive damping adjustments and integration in a system with
a harmonic compensator are somehow, the complicated issues. Moreover, they do not have outstanding
ability to handle stable error and phase shift. The limitation to handle specific frequencies i.e., closer
to resonant frequencies is also a drawback of these controllers. A PR controller with a harmonic
compensator, HC, in stand-alone mode for a VSI is shown in Figure 21. Structures of a simple
PR controller and a discrete PR controller are shown in Figures 22 and 23, respectively. Where,
Ts represents the sampling period, ω represents the grid angular frequency. However, Kp and Kr
denotes the proportional and resonant coefficients respectively. The PR controller with a harmonic
compensator is proposed in [65].
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Figure 21. General schematic of a PR Controller and HC for a three-phase VSI.
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11.3. LQG Control Technique
The integration of Kalman filter with an LQR controller gives rise to an LQG controller. In this
technique, Kalman Filter, as well as an LQG controller, can be designed independently of each other.
This control scheme is valid for both linear time-invariant systems as well as for linear time-varying
systems. LQG control technique facilitates the designing of a linear feedback controller for an uncertain
nonlinear control system [79–81]. An LQG control structure with a Kalman estimator is shown
in Figure 24. Where, ue represents the known input and yc is the estimated noise/disturbance.
The Kalman estimator provides the optimal solution to the continuous or discrete estimation problems.
Kalman 
estimator -Ke
u
cy
x̂ Output
 
Figure 24. Structure of an LQG controller.
11.3.1. Linear Quadratic Regulator
The linear quadratic regulator (LQR) technique is found optimal for steady as well as transient
states [82–84]. As the name depicts, this control technique is a combination of linear and quadratic
functions, where the dynamics of the system are described by a set of linear equations and the cost
of the system is a quadratic function. The cost function parameters are considered critically while
designing the controller. LQR algorithm is an automatic approach for finding a suitable state-feedback
controller. Pole placement with state feedback controller provides the system with a high degree of
freedom and makes it simpler to implement. This method is characteristically steady and it can be
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employed even if some of the system parameters are unknown. However, exertion in finding the exact
weighting factors limits the applications of LQR control scheme. Moreover, it has a discrepancy of
tracking accuracy during load changes [83–85].
11.3.2. Linear Quadratic Integrator
In linear quadratic integrator (LQI) scheme, cost minimization is considered critically.
This technique is implemented for nullifying the steady-state error between actual grid voltage
and reference grid voltage during load variations [82]. An integral term used with LQ control is
for minimizing the tracking error produced by uncertain disturbances in instantaneous reference
voltage. Optimal gains for providing adequate tracking with zero steady-state error are relatively
simpler to attain by using this technique. The rapid dynamic response, accurate tracking ability
and relatively simpler designing procedure provide this technique a benefit over other techniques.
However, complications in extracting the model and phase shift in voltage tracking even in normal
operative condition are the major drawbacks of this scheme.
11.4. Hysteresis Control Technique
Hysteresis control is considered as a nonlinear method [86–93]. The hysteresis controllers are
used to track the error between the referred and measured currents. Therefore, the gating signals are
generated on the basis of this reference tracking. Hysteresis bandwidth is adjusted for error removal
in reference tracking. This is an uncomplicated concept and has been used since analog control
platforms were intensively used. This technique does not require a modulator; therefore, the switching
frequency of an inverter is dependent on the hysteresis bandwidth operating conditions and filter
parameters [94]. The major drawback of hysteresis controller is its uncontrolled switching frequency;
however, researchers are working on improving this controller and several works are presented and
several techniques are proposed in the literature. Main advances in this technique are direct torque
control (DTC) [87,88,95,96] and direct power control (DPC) [97–99]. In DPC, active and reactive powers
are directly controlled, however, in DTC torque and flux of the system are controlled. Error signals are
produced by hysteresis controllers and drive signals are generated by the look-up according to the
magnitude of the error signals. Hysteresis controllers require very high frequency for constraining the
variables in hysteresis band limits, whenever implemented on a digital platform as shown in Figure 25.
Moreover, switching losses are very high in this type of controllers. So, Hysteresis controllers are found
inappropriate for high power applications.
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Figure 25. A Hysteresis control technique for VSI.
11.5. Sliding Mode Control
The sliding mode control is considered to be an advanced power control technique for the
power converters. It fits into the family of adaptive control and variable structure control [100–104].
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Sliding mode control is a non-linear technique, whereas it can be instigated to both non-linear as well
as linear systems [100]. In Figure 26, a sliding mode control along with SVM/PWM is presented.
Where, βv represents the gain, λ is a strictly positive constant and φ is a trade-off between the tracking
error and smoothing of the control discontinuity. The sliding controller produces the voltage references
in a converter for generating the drive signals. A predefined trajectory is executed and the control
variable is forced to slide along it [102–104]. The robust and stable response is achieved even in the
system parameters variation or load disturbances by implementing sliding mode control technique.
This controller is more robust and capable of removing the stable error as compared to the classical
controllers. However, some drawbacks in implementing a sliding mode control are difficulty in finding
a suitable sliding surface and limitation of sampling rate that degrades the performance of SMC will
be degraded. Whenever tracking a variable reference, the chattering phenomenon is another drawback
of SMC technique. As a result, overall system efficacy is reduced [105,106].
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Figure 26. A Sliding mode control technique on a VSI.
11.6. Partial Feedback Controllers
There are several techniques presented for conversion of non-linear systems to linear systems
for their uncomplicated computation. Partial feedback controllers are one of the most effective and
forthright techniques for transforming the non-linear systems into the linear ones. By this technique,
a system can be converted either partially or fully into a linear system, depends on the system
constraints. Linearity in a system is attained by the cancellation of the nonlinearities inside the system.
So, these systems can be controlled by using the linear controllers whenever a non-linear system is fully
transformed into a linear system i.e., exact feedback linearization method. However, if it is partially
converted into a linear system then it is known to be partial feedback linearization. PFL controller is
implemented in [104,106–109]. In PFL, it is difficult to ensure the stability of complicated renewable
energy system applications. However, an independent subsystem can be obtained from PFL for
constraining the extensive use of this method. Moreover, in order to deal with these problems,
exact feedback linearization (EFL) is a forthright and model-based technique for scheming nonlinear
control techniques. EFL receipts the built-in nonlinearity characteristic of the system under deliberation
and consents the conversion of a nonlinear structure into a linear one, algebraically. EFL removes
nonlinearities of a system through nonlinear feedback, as a result, the transformed system is not reliant
on an operating point.
11.7. Repetitive Control
The plug-in scheme (PIS) and internal model (IM) principle are the basic concepts of repetitive
control (RC). RC uses an IMP which is in correspondence to the model of a periodic signal. In order to
derive this model, trigonometric Fourier series expansion is used. If the model of reference is fed into
the closed loop path, optimal reference tracking can be obtained. Moreover, it is found robust against
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disturbances and has the ability to reject them. RC mostly deals with periodic signals. Closed loop
behavior of the system and Magnitude response of the IM are the core factors used for analyzing the
performance of the repetitive controller in case of frequency variation or any other uncertainty in the
system. Both these factors indicate the performance sagging in case of variation or uncertainty in the
reference signal. In presence of a periodic disturbance, RC intends to attain zero tracking error when
a periodic or a constant command is referred to it. RC has an ability to locate an error, a time-period
before and fine-tunes the next command according to the feedback control system for eliminating the
observed error. However, it lacks the ability to handle physical noise. For this purpose, an LPF can be
used. Kalman’s filtering approach is also noticeable to remove this noise [27,110–113]. The general
structure of a repetitive controller is shown in Figure 27.
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Figure 27. Block diagram of Repetitive control algorithm.
11.7.1. Fuzzy Control
This control technique belongs to the family of intelligent control systems. The PI controller
is replaced by a fuzzy logic controller in this technique as shown in Figure 28. Where, v f z. is the
fuzzified output voltage. However, its block diagram is shown in Figure 29. In a fuzzy controller,
the tracking error of load current and its derivative are given as the input. This controller design is
dependent on the awareness, knowledge, skills and experience of the converter designer in terms of
functions involvement. Due to non-linear nature of the power converters, the system can be stabilized
in case of parameters variation even if the exact model of the converter is unknown. Fuzzy logic
controllers are also categorized as non-linear controllers and probably the best controllers amongst the
repetitive controllers [113–116]. However, strong assumptions and adequate experience are required in
fuzzification of this controller. As it is dependent on the system input and draw conclusions according
to the set of rules assigned to them during the process of their modeling and designing.
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Figure 28. A Fuzzy control algorithm topology on a VSI.
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Figure 29. Block diagram of Fuzzy control algorithm.
11.7.2. Artificial Neural Network Control
The Artificial neural network (ANN) controllers are the fundamental form of the controllers based
on the human-thinking mode. It consists of a number of artificial neurons to behave as a biological
human brain. The reference tracking error signals are given through a suitable gain or a scaling factor
(S) as input to the ANN for generating the switching signals into the power converters. This approach
is used for achieving the constant switching operation in power converters. ANN can be used in both
online as well offline modes while operating it on system control. It has high tolerance level to faults
because of its ability to estimate the function mapping. Its topology is shown in Figure 30.
Fuzzy and ANN can be combined to achieve an optimal control performance in a power
converter [113–115]. ANN does not need a converter model for its operation, however, the operational
behavior of a power converter should be precisely known to the designer/operator while designing
the ANN control system.
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Figure 30. Schematic of Artificial Neural Network control for VSIs.
11.8. Robust Controllers
In robust control theory, a control system vigorous against uncertainties and disturbances is offered.
The basic aim is to attain the stability in case of inadequate modeling. All the descriptions, criteria and
limitations should be appropriately defined in order to get robust control. This controller guarantees the
stability and high performance of closed-loop system even in multivariable systems [117].
11.8.1. H-Infinity Controllers
The expression H∞ control originates from the term mathematical space on which the
optimization takes place: H∞ is considered as a space of matrix-valued functions that are investigative
and confined in the open right-half of the complex plane. In this type of control system, first of all,
the control problem is formulated and then mathematical optimization is implemented i.e., selection
of the best element according to criterion from the set of obtainable alternatives. H-infinity control
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techniques are generally pertinent for the multivariable systems. The impact of a perturbation can
be reduced by using H-infinity control techniques in a closed loop system subject to the problem
formulation. The impact can be measured either in terms of performance or stabilization of the
system. However, modeling of the system should be well-defined for implementation of these control
techniques. Moreover, H-infinity control techniques have another discrepancy of high computational
complications. In case of non-linear systems limitations, the control system cannot handle them well
and response time also increases [118]. However, these controllers are implemented and well defined
in [111,112,119].
11.8.2. μ-Synthesis Controllers
Mu-synthesis is based on the multivariable feedback control technique, which is used to handle
the structured as well as unstructured disturbances in the system. Where μ mentions the singular
value that is reciprocal of the multivariable stability margin. The basic purpose is to mechanize the
synthesis of multivariable feedback controllers that are insensitive to uncertainties of the plant and be
able to attain the anticipated performance objectives. This method is well described in [120,121].
11.9. Adaptive Controllers
An adaptive controller is designed to have the ability of self-tuning, i.e., to regulate itself
spontaneously according to variations in the system parameters. It does not require initial conditions,
system parameters or limitations for its implementation due to its ability to modify the control
law according to system requirements. Recursive least squares and Gradient descent are two most
commonly known technique for parameters estimation in adaptive controllers. The structure
of a typical adaptive controller is shown in Figure 31. In the literature, some credible research
articles and state-of-the-art techniques for adaptive controllers are found in [14,37,53,55,113,122–125].
These controllers are applicable for both dynamic as well as static processes. However, the complicated
computational process leads to exertion in its implementation.
Parameters 
tuning
Controller Plant
Reference 
values
Control 
Signal
Controller
Parameters
Output
Figure 31. Block diagram of Adaptive control algorithm.
11.10. Predictive Controllers
Predictive controllers are commenced as a propitious control technique for electronics inverters.
The system model is considered critically and then imminent behavior of the control variables is
predicted conferring to the specified criterion. It is an uncomplicated technique and can handle
multivariable systems efficiently. Moreover, it can handle the system with several limitations or
non-linearities. It is generally preferred due to its prompt static as well as dynamic response and
ability to handle stable errors. However, its computational analysis is complex as compared to classical
controllers. It is further categorized into Deadbeat control and Model Predictive control. It can refer to
literature [105,125–127] for predictive controllers. A comparison of predictive control techniques on
basis of their pros. and cons. is described in Table 2.
181
Electronics 2018, 7, 18
11.10.1. Deadbeat Control
Deadbeat control technique is the most authentic, competent and attractive technique in terms
of low THD value, frequency as well as rapid transient response. Differential equations are derived
and discretized in this type of control system for controlling the dynamic behavior of the system.
The control signal is predicted for the new sampling period for attaining the reference value. Its effective
dynamic performance and high bandwidth simplify the current control for this type of controller.
Error compensation is a specialty of a deadbeat controller. However, its major discrepancy is its
sensitivity for network parameters and accurate mathematical filter modeling [13,54,56,128–135].
Its topology is shown in Figure 32, where a disturbance observer, a state estimator and a digital
deadbeat controller are used to control the voltage and current of a VSI. The coefficient d̂ represents
the output of disturbance observer comprises of current and voltage. However, v̂d and v̂q represents
the controlled voltage across d-axis and q-axis respectively.
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11.10.2. Model Predictive Control
As the name depicts, a model of the system is used to predict the behavior of the system in model
predictive control (MPC) technique. A cost function criterion is defined in this type of control system,
which can be minimized for optimal control actions. The controller adapts the optimal switching
states according to the cost function criterion. Forecast error can be lessened for current tracking
implementing. Moreover, system limitations and non-linearities, as well as multiple inputs and output
systems, are handled well by MPC. Control actions of the present state are considered in order to
predict the control actions of the system in the next state. Like deadbeat control, it is also found
sensitive to system parameter variations [136–147]. The topology for implementation of MPC on VSI
is shown in Figure 33, whereas, its control schematic is depicted in Figure 34.
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Figure 33. Model Predictive Control topology for VSIs.
182
Electronics 2018, 7, 18
Cost Function Constraints
Predictor
Plant
-
+
-
MODEL PREDICTIVE CONTROLLER
 predicted control 
variables
Reference 
values
Output
Reference 
values
+
Optimizer
Figure 34. Block Diagram of Model Predictive Control algorithm.
11.11. Iterative Learning Scheme
Iterative Learning Scheme (ILS) is a complicated but authentic technique for attaining
zero tracking error. In this scheme, each control command is executed and the system is examined and
then adjusted accordingly before each repetition. Highly accurate modeling of the system is essential
for the implementation of ILS; therefore, its designing technique is relatively more complicated than
other schemes. ILS is capable of removing the tracking error caused by the periodic disturbances.
The next cycle is predicted by considering the learning gain, system adjustment in z-transform, tracking
error at each repetition, control function of the designed controller and the error function between
two consecutive iterations.
12. Comparative Analysis and Future Research Goals
VSIs are specially designed for converting DC to three-phase AC, therefore, control strategies
must be according to the three-leg three-phase power inverters. However, for MLIs, the control
strategies must be inherited from three-leg three-phase power inverters. The control policies of
VSIs in stand-alone mode can be categorized into numerous categories depending upon similar
and dissimilar considerations. Considering the PWM, VSIs can be classified into two categories
i.e., carrier-based modulation and carrier-less modulation. The carrier-based modulation schemes
such as Selective Harmonic Elimination (SHE), 3D SVPWM, Sinusoidal Pulse Width Modulation
(SPWM) and Minimum-Loss Discontinuous PWM (MLDPWM) based PWM techniques have attained
significant consideration due to their constant switching frequency.
SPWM offers constant switching frequency and flexible control schemes; nevertheless, one major
disadvantage of this technique is the compact efficacy of the DC voltage [148]. The 3D-SVPWM delivers
an adequate DC bus utilization and a standardized load harmonic curvature as compared to the SPWM
technique. However, it is complex in nature to be implemented on the digital devices. Correspondingly,
the SHE-PWM suggests a flexible controller by considering the switching angle. However, the real-time
enactment of this carrier-based modulation is quite difficult. The capability of the MLDPWM under
nonlinear and unbalanced conditions is found relatively admissible; however, its real-time execution
is found very much circuitous. However, the carrier-less modulation approaches such as flux vector
and hysteresis provide a rapid-dynamic response [149]. But, they suffer from variable switching
frequency [91]. Additionally, they require composite switching tables for their implementation.
The conventional PI controllers encounter problems to eliminate the steady-state error. In order to
solve this problem, a PR controller is commonly used in the stationary reference frame for regulating
the output voltages of the VSIs due to its sophisticated explication in eliminating the steady-state
error, while controlling sinusoidal signals. Additionally, it is competent in eliminating selective
harmonic uncertainties.
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It is also taken into consideration that the PR controller perceives the resonant frequency to offer
gains at specific frequencies. Thus, the resonant frequency should be synchronized with the frequency
of the microgrid. Hence, it can be said that it is very sensitive with respect to the variations in system
frequency. The PI controller is also extensively used in the dqo frame and performs robustly with pure
DC signals. Though, in order to allocate the control variables from the abc to the dqo frame, the phase
angle of the microgrid should be known. Likewise, using cross-coupling and voltage feedforward
terms are the secondary problems in implementing this method.
In the stand-alone operating mode, VSIs primarily controls the power transfer, voltage and
frequency of the system. Nevertheless, power quality can be enhanced by offering a suitable control
technique in the inverter-based type DGs. As in VSIs, the auxiliary services for improvement in power
quality embedded in the control assembly. In case of VSIs, compensation of unbalanced voltage,
a lower value for total harmonic distortion, harmonic power-sharing schemes, power sharing between
active/reactive powers, imbalance power, active/reactive power control and augmentation in power
quality are critically considered and embedded in control schemes. VSIs are also applied on several
applications in microgrid systems, extensively, for improving the power quality. This power control
strategy is presented in [38]. However, a comprehensive review of various control strategies for
microgrids is described in [150]. Moreover, using modular multilevel inverters can improve the
modularity and scalability to meet reference voltage levels, efficiency in high power applications,
reduction in harmonics in high voltage applications and size of passive filters as well as no requirement
for dc-link capacitors [151].
In Table 3, different types of filters are suggested by various researchers based on the control
systems. However, it is significant to use L-filters for low power applications having a simple design,
nevertheless, L-filters are not found suitable in resonance state as well as for high power applications.
So, LCL-filter is highly preferred in aforementioned system characteristics. The designing of this filter
is comparatively complicated due to a few constrictions related to the system stability. The accuracy in
designing and modeling of the system leads to better performance against resonance and harmonics.
Nevertheless, the choice should be made according to the customer’s demand. The prime parameters
should be chosen on the basis of system condition and intended tasks to be performed by the system.
Afterward, the designing of power system and control system parameters should be finalized.
This corresponding study incorporates the advantages and disadvantages of each controller
in terms of stability, rapid response time, harmonic elimination, the nonlinearity of the system,
unbalanced compensation and robustness against parameter variation. Various suitable control
schemes for different types of VSIs are documented in this paper. However, their implementations
for power generation and power quality improvement are still not perfect simultaneously. Moreover,
each controller has its own benefits and obstructions. Therefore, it is not easy to decide that which
control scheme is better than the others. These are significant subjects for the future research. On the
basis of the analysis of former publications, appended research is suggested to be carried out in the
aforementioned area.
Regardless of the several investigations in this field, none of the proposed control techniques
can be selected as an immaculate solution to meet al.l the requirements of power quality,
i.e., harmonic/reactive/imbalance power-sharing and voltage unbalanced/harmonic/swell/sag and
Interruption compensation at the same time. Therefore, further research should be focused on the
novel power-electronics topologies to fulfill all aforementioned necessities simultaneously.
Three-phase three-wire VSIs are now a well-developed and mature research topic with respect
to their hierarchical control. But on the other hand, control hierarchies are not as well established for
ML-VSIs, as for three-phase three-wire VSIs. It may be beneficial to consider ML-VSI system, as well
as the primary, secondary and tertiary stages, whenever a control scheme is to be designed.
Substantially, a lot of work is to be done for exploiting the new control approaches for ML-VSIs.
In order to achieve enhanced performance, it is compulsory to use some innovative techniques such as
robust, MPC and LQR control techniques.
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It is also observed through a number of studies that coupling among the phases is neglected
whenever controlling an ML-VSI by means of a conventional PI controller, which results in a reduction
of the system’s robustness. Hence, it can also be beneficial to implement decoupled phase voltage
control to realize the referred response in time domain. A comparison of the credible research articles
found in literature with respect to their control techniques, modulation schemes, control parameters,
loop characteristics, employed filters and applications is described in Table 3.
13. Conclusions
On the basis of research, conventional multilevel inverter topologies given in the previous sections,
general and asymmetrically constituted ML-VSIs have been also reviewed in this paper. Several new
hybrid topologies can be designed through the combinations of three main MLI topologies. Besides the
combination of topologies, the trade-offs in MLI structures can be dealt by using H-MLIs that is formed
using different DC source levels in inverter cells. PWM strategies that generate switching frequency
at fundamental frequency are also introduced for H-MLIs for the switching devices of the higher
voltage modules to operate at high frequencies only during some inverting instants. Due to numerous
applications of conventional MLIs and flexibility to design the hybrid MLI topologies, this paper
cannot cover all utilizations with MLIs but the authors intend to provide a useful basis to define the
most proper control schemes and applications. In addition to these, the fundamental design and
control principles of MLIs have been introduced as a result of a detailed literature survey. This paper
has been destined to provide a reference to readers and the results given in this paper can also be
extended with experimental studies.
Table 2. Description of predictive controllers on the basis of their pros. & cons.
Predictive
Control
Deadbeat Control
• -Modulator required
• -Fixed switching frequency
• -Low Computations
• -Limitations not undertaken
Trajectory Based control
• -Modulator not required
• -Variable frequency
• -No cascaded structure
Hysteresis Based predictive control
• -Modulator not required
• -Variable frequency
• -Uncomplicated structure
Model Predictive Control
• -Modulator required in case of continuous control set (CCS) and not required
in case of finite control set (FCS).
• -Likewise, fixed switching frequency (CCS) and variable switching frequency
exists in (FCS).
• -Online optimization and simple designing is included in case of FCS.
• -Constraints are considered in both cases
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Table 3. Digital control system characteristics in numerous credible scientific proposals.
Application Controller Filter Ref. Frame Feedback Modulation Ctrl. Parameter Ref.
General adaptive LCL Single Phase Multi-loop SPWM V, I [51]
General Classic, PR LCL Single Phase Multi-loop PWM I [152]
General Adp., Rpt. L Single Phase Single-loop SPWM I [105]
UPS DB LC Single Phase Multi-loop PWM V, I [153]
General Rpt. LC Single-Phase Single-loop PWM V [101]
General Rpt C LCL Single Phase Single-loop PWM I [104]
DG Classic LCL abc, αβ Single-loop PWM V, P [47]
DG Classic LC abc, αβ Multi-loop SVPWM V, I [48]
DG Classic LC abc, αβ Multi-loop SPWM V, I [49]
DG Classic L abc, αβ Single-loop VLUT V [50]
General DB L abc, αβ Single-loop PWM I [52]
APF Adp., Rpt. LC abc, dq Multi-loop SVPWM I [53]
General DB LCL abc, dq Multi-loop PWM I [54]
DG Adp., MPC LCL abc, αβ Multi-loop SVPWM I [55]
General LQG LCL abc, dq Single-loop PWM I [66]
PV PR, LQG L abc, αβ Single-loop SVPWM I [64]
General Adp. L abc, αβ Multi-loop PWM I [107]
UPS Pred. LC abc, dq Single-loop SVPWM V [109]
PV, APF Pred., Fuzzy L abc, αβ Multi-loop PWM P [108]
PV, APF SMC, Pred. L abc, αβ Multi-loop PWM P [111]
General DB L abc, dq Single-loop SVPWM I [113]
General Adp., DB L abc, dq Single-loop PWM I [112]
DG DB L abc, dq Single-loop SVPWM I [116]
UPS DB, Rpt. LC abc, αβ Single-loop PWM V [115]
General MPC LCL abc, abc Single-loop PWM V, I [122]
General MPC L abc, αβ Single-loop PWM I [125]
General MPC L abc, dq Single-loop SVPWM I [128]
PV MPC L abc, dq Single-loop SVPWM I [130]
PV Classic, Rpt. L abc, dq Single-loop SVPWM I [97]
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Abstract: In this work, a new real-time Simulation method is designed for nonlinear control
techniques applied to power converters. We propose two different implementations: in the first
one (Single Hardware in The Loop: SHIL), both model and control laws are inserted in the same
Digital Signal Processor (DSP), and in the second approach (Double Hardware in The Loop: DHIL),
the equations are loaded in different embedded systems. With this methodology, linear and nonlinear
control techniques can be designed and compared in a quick and cheap real-time realization of the
proposed systems, ideal for both students and engineers who are interested in learning and validating
converters performance. The methodology can be applied to buck, boost, buck-boost, flyback,
SEPIC and 3-phase AC-DC boost converters showing that the new and high performance embedded
systems can evaluate distinct nonlinear controllers. The approach is done using matlab-simulink
over commodity Texas Instruments Digital Signal Processors (TI-DSPs). The main purpose is to
demonstrate the feasibility of proposed real-time implementations without using expensive HIL
systems such as Opal-RT and Typhoon-HL.
Keywords: real-time simulation; power converters; nonlinear control; embedded systems; high level
programing; SHIL; DHIL
1. Introduction
The rapid advance of digital and embedded systems has enabled the use of such systems in
different applications [1]. Although still little explored, one of these utilities includes Hardware in The
Loop (HIL) Simulations, in which both software and hardware are tested.
Real-time simulation (RTS) methods can be a feasible way to verify controllers performance and
stability of dynamic systems. Commercial platforms, such as OPAL-RT Technologies Inc. (Montreal,
QC, Canada), that implemented sophisticate and expensive test bench, are widely available [2].
Examples of Digital real-time simulator (DRTS) with applications attaining high accuracy results are:
TYPHON HIL [2], OPAL-RT [3], dSPACE [4] and RTDS [5].
On the other hand, a real-time simulation platform with less complexity than those previously
mentioned may be desirable. On these terms, the employment of powerful computational devices does
not justify increased costs. Along these lines, a Processor in the Loop (PIL) applying the SimCoder
platform of PSIM (Power System Simulator) is designed in [6], where a F28335 Texas Instruments
micro-controller is employed to embed a PFC (Power Factor Correction) and motor drive circuits via
software simulation. Also, Ref. [7] presents a simple and interesting real-time implementation.
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In view of these concerns, an RTS based method is proposed in order to verify the power
converters dynamics and validate the stability of their implemented control equations. The approach
is made in a way that justifies the required computational power needed to simulate the elementary
converters in real-time, with lower cost and spent time. In the proposed Single Hardware in The Loop
(SHIL), both control and state equations implemented on Matlab/Simulink development environment
are directly embedded in a C2000 F28377 Texas Instruments device, through Simulink Coder and
Embedded Coder packages. In Double Hardware in The Loop (DHIL), the equations are embedded
in distinctive DSPs, as illustrated in Figure 1. In the first DSP, the converter model is embedded
(usually described by state-space equations or switched model). In the second DSP, the equation of the
duty cycle d is calculated for the input control of the switch.
Figure 1. SHIL and DHIL.
As illustrated in Figure 1, the methodology of this work differs from the concepts found
in the literature about Software in The Loop (SIL), Processor in The Loop (PIL) [7] and HIL [8]
implementation. That is the reason we call it “Single Hardware In The Loop” (SHIL), since it contains
hybrid characteristics of these methodologies. Given this, we can easily test the control law without
needing a desktop computer and a real plant. In addition, the data transfer occurs directly and more
quickly when both model and control are inserted in the same DSP or different DSPs.
The main objective of this work is to validate nonlinear control laws in embedded systems using
the proposed real-time simulation methods. When dealing with unconventional control equations the
following question appears: are these new methods feasible? To achieve this goal, it is not necessary
to use complex models, since such models will be replaced by the real prototype. In fact, it is worth
highlighting here that the controllers are usually performed by embedded systems in power electronics
applications. This is the preponderant trend.
So, this work presents two different RTS approaches, where model and control equations are
executed on DSP processors. The models and control equations are demonstrated in Section 2 and
Appendix A. The proposed SHIL and DHIL simulation methods and their experimental results are
explained in Section 3. Furthermore, the additional contribution of this work is the comparison of
nonlinear control techniques (SFL, PBC and IDAPBC) applied to static power converters. As a whole,
three converters models (Table 1) and nine control equations (Table 2) are validated using the proposed
methods. Finally, results and conclusions are presented in Sections 4 and 5.
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Table 1. Converters models.
Boost Buck Buck-Boost
SS
ẋ1 = − (1 − d) 1L x2 + EL
ẋ2 = (1 − d) 1C x1 − GC x2
ẋ1 = − 1L x2 + d EL
ẋ2 = 1C x1 − GC x2
ẋ1 = (1 − d) 1L x2 + d EL
ẋ2 = −(1 − d) 1C x1 − GC x2
EL x =
[
ẋ1
ẋ2
]
; DB =
[
L 0
0 C
]
; RB =
[
0 0
0 G
]
; F =
[
E
0
]
DBẋ + (1 − d)JBx + RBx = F
JB =
[
0 1
−1 0
]
;
DBẋ + (JB + RB)x = dF
JB =
[
0 1
−1 0
] DBẋ + (1 − d)JBx + RBx = dF
JB =
[
0 −1
1 0
]
;
PCH x =
[
x1
x2
]
;ẋ = [JH(d)− RH ] ∂H∂x (x) + gH E;H(x) = 12 Lx21 + 12 Cx22
JH =
[
0 − 1−dLC
1−d
LC 0
]
;
RH =
[
0 0
0 1RC2
]
;
gH =
[ 1
L
0
]
JH =
[
0 − 1LC
1
LC 0
]
;
RH =
[
0 0
0 1RC2
]
;
gH =
[ d
L
0
]
;
JH =
[
0 1−dLC
− 1−dLC 0
]
;
RH =
[
0 0
0 − 1RC2
]
;
gH =
[ d
L
0
]
;
Table 2. Control equations.
SFL PBC IDA-PBC
Boost d = 1 − [E+Lk1(x1−x1d)−Lẋ1d ]x2
d = 1 − [E+R1damp(x1−x1d)−Lẋ1d]x2d
ẋ2d =
(1−d)x1d−Gx2d+R2damp(x2−x2d)
C
d̄1 = 1 − EVd
d = 1 − (1 − d̄1) ( x2Vd )α
Buck d = Lẋ1d−Lk1(x1−x1d)+x2E
d =
Lẋ1d−R1damp(x1−x1d)+x2d
E
ẋ2d =
x1d−Gx2d
C
d̄1 = 1 − E−VdE
d = 1 − (1 − d̄1) ( x2Vd )α
Buck-Boost d =
−Lẋ1d+Lk1(x1−x1d)+x2
x2−E
d =
−Lẋ1d+R1damp(x1−x1d)+x2d
x2d−E
ẋ2d =
−(1−d)x1d−Gx2d
C
d̄1 = 1 − EE−Vd
d = 1 − (1 − d̄1) ( x2Vd )α
2. Modeling and Control Equations
The basic power converters, such as boost, buck and buck-boost (shown in Figure 2), are typical
switching-mode nonlinear systems, which customarily adopt conventional linear control method.
These classic linear controllers, as mentioned in [9], exhibit some natural inconsistencies (for example,
the intrinsic non-minimum phase characteristic related in [10]) and cannot satisfy the meaningful
prerequisites of high performance control. The boost has inductor positioned in the input to reducing
spikes in grid voltage, so is recommended to power factor (PFC) systems. Buck-boost inverts the
polarity of the output voltage signal relative to the input signal and allows up-down output voltages.
Note that the state variables are those related to energy store elements, i.e., capacitors and inductors.
In this context, there is a growing demand for new controllers to deal with this problem.
Some nonlinear methods, such as SFL [11,12], PBC [13,14], IDA-PBC [15–17], fuzzy logic control [18],
backstepping approach [19], predictive control [20], piecewise affine (PWA) [21] and repetitive
control [22] have been designed and implemented in power converters.
This section presents the relevant models and control equations used in this work, collected in
a literature review [10–17]. Notice in Figure 3, the Euler Lagrange (EL) is the base model to find the
others. With the EL model, the PBC control equations are obtained. But the SFL control uses the model
description in state space (SS). In turn, the IDA-PBC control requires the Port-controlled Hamiltonian
model (PCH) system. Note that each model is associated with a control technique. Despite having
specific mathematical and physical interpretations, the Euler-Lagrange and Hamiltonian models are
mathematically similar to the models described in state space. It should be noted that the controllers
are designed for continuous mode operation [23].
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Figure 2. Basic power converters circuits.
Figure 3. Models associated with non-linear control techniques.
As case studies, the control methods used in this work are SFL, PBC and IDA-PBC. A study
and comparison of these methods are presented in [14]. The SFL control uses state space equations.
PBC and IDAPBC include passivity properties, applying Lagrangian and Hamiltonian approaches,
respectively. It should be noted that nonlinear control methods are currently widely discussed in the
literature. However, another important trend in the design of these new controllers is the practical
implementation.
To make the paper self-contained, we recall non linear concepts, including and intercalating
different control equations associated with specific converter (see Appendix A). Further details and
concepts of the applied methodology can be seen in the Section 3.
2.1. Buck-Boost and Flyback Examples
In the following paragraphs, the control equations (summarized in Table 3) and models of the
Buck-Boost and Flyback converters will be described. Figure 2 presents the converters topologies.
The readers that are familiar with nonlinear control can go directly to Section 3.
Table 3. Control equations.
SFL PBC IDA-PBC
Buck-Boost d = −Lẋ1d+Lk1(x1−x1d)+x2x2−E
d =
−Lẋ1d+R1damp(x1−x1d)+x2d
x2d−E
ẋ2d =
−(1−d)x1d−Gx2d
C
d = 1 −
(
E
E−Vd
) (
x2
Vd
)α
.
Flyback d = −Lẋ1d+Leqk1(x1−x1d)+x2x2+Eeq
d =
−Leq ẋ1d+R1damp(x1−x1d)+x2d
x2d+Eeq
ẋ2d =
(1−d)x1d−Gx2d
C
d = 1 −
(
Eeq
Eeq+Vd
) (
x2
Vd
)α
.
According to [24] the average Buck-Boost converter circuit can be written by equivalent state
space equations:
ẋ1 = (1 − d) 1L x2 + d
E
L
, (1)
ẋ2 = −(1 − d) 1C x1 −
G
C
x2. (2)
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where, d is the converter duty cycle, 0 ≤ d < 1. As it can be seen from (1) and (2), there are two state
variables, x1 and x2 and an input (control) variable, the duty cycle d.
2.2. SFL Control
Summarily, the procedure to obtain the state feedback linearization [25] includes the steps:
1. Select the state variable to be controlled. Two possibilities: indirect control (current x1) or direct
control (voltage x2);
2. Derivation of the output (n) times until an explicit relation between output (y) and the input (E)
is achieved;
3. Determine d = d(v, x) in order to perform the feedback linearization;
4. Investigate the stability of internal dynamics.
Defining L f as the derivative of Lie [25] and consider that:
x1 = h(x), y = x1, x2 = L f h,
ẏ = ẋ1, ẋ1 = (1 − d) 1L x2 + d
E
L
. (3)
Since we have to accomplish one derivation to obtain a relation between the input and output,
the relative degree is unitary (n = 1). On these terms, the general expression for the duty cycle
equation is:
dSFL =
L
[ ˙x1d − k1 (x1 − x1d)]− x2
E − x2 . (4)
A literature review of the main stability analysis methods applied to power converters is
presented in [26]. PBC and IDAPBC control techniques, reported in [27,28], are demonstrated in
details on appendices.
2.3. Flyback Modelling and Control Equations
Derived from a mathematical formulation, the flyback converter can be interpreted as an isolated
buck-boost converter. As shown by [29], the average state-space model of the circuit illustrated in
Figure 2 are given by:
ẋ1 =
L1
L1L2 − L2M
(1 − d)x2 − LML1L2 − L2M
dE. (5)
ẋ2 = (1 − d) 1C x1 −
G
C
x2. (6)
where L1 and L2 are the primary and secondary inductances, respectively, and LM is the mutual
inductance. After replacing:
Leq =
L1L2 − L2M
L1
, Eeq =
LM
L1
E. (7)
the flyback converter Equations (8) and (9) become similar to the buck-boost Equation:
ẋ1 =
1
Leq
(1 − d)x2 − d
Eeq
Leq
. (8)
ẋ2 = (1 − d) 1C x1 −
G
C
x2. (9)
Thus, the adapted mathematical models from buck-boost are evaluated to represent and withdraw
the flyback control equations. All control equations (detailed in [30]) are summarized in Table 3.
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By collecting and manipulating the terms, it is possible to obtain the general expression for the duty
cycle(by considering ẋ1d = 0), defined by:
dSFL =
x2 + R1damp(x1 − x1d)
Eeq + x2
. (10)
One of the lessons learned from previous researches [31] is that the nonlinear controllers need
an integral action to achieve voltage regulation. Therefore, in order to improve stead-state performance
and assure the convergence of error between the output voltage and desired value Vd, a proportional
integrative term is recommended, given by:
Gint = −kint
∫ t
0
[x2(s)− Vd]ds. (11)
3. SHIL and DHIL Proposed Methods
In order to validate a simulation, a modeling or a controller design it is necessary to obtain
experimental results through hardware implementation. In the context of Power Electronics, as systems
complexity increases [3,32]:
- Costs with semiconductor devices and power components rise significantly.
- Implementation of controller conditioning and communication systems complexity increase.
- Time spent for concluding the hardware implementation may become a problem.
In this session, we present a procedure for high-level programming of a DSP (Digital Signal
Processor) using SHIL and DHIL Simulations. The HIL based method simulation is a technique that
mixes both virtual and real elements. Currently, this technique is often used to test embedded control
systems, where both the hardware and system software are tested. Also, we can verify the control and
the system operations without the need of a physical circuit.
Besides the independence of the physical prototype, the proposed methodology has other advantages:
• There is no need for costly real-time Simulators (RTS) systems, such as those offered by OPAL
RT, Typhon HIL, dSPACE and RTDS. In the same way, it is possible to use the method remotely,
in residences, in the laboratory, using desktop pc, laptop, without being conditioned to a complex
system—which involves both hardware and software—previously installed;
• It is possible to emulate only the converter model and perform several tests, regardless of control;
• The control of the system is embedded and its proper functionality can be evaluated in DSP;
therefore, the determination of the processing time of each step of the algorithm can also be
achieved. It is possible to monitor, make initial parameter updates, controller gains, input and
load disturbances, etc., through the friendly interface offered by Matlab/Simulink.
• In addition, there is the possibility of the DSP to emulate the model or the control independently
of the pc/laptop. In other words, its possible to upload the codes into the flash memory of the
embedded system (tests are limited to DSP input/output capabilities, for example, DAC and
other digital/analog ports).
• Simple and complex converters can be evaluated;
The major drawbacks are also listed:
• It needs Matlab installation.
• The approach depends on the mathematical model of the converter.
3.1. SHIL
Figure 4 shows the overview of SHIL proposed methodology. The first step is obtaining the
plant and the control equation models. After that, such models can be simulated using commonly
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softwares as Matlab or PSIM. As an example, Figure 4 illustrates the Flyback’s converter model and
the SFL control equations, designed with Matlab/Simulink tools. Figure 5 shows the simulation
in PSIM software. After the implementation, it is necessary to run the simulation and verify if the
control and state variables are converging to the desired state. Once this is achieved, the next step
is to embed the simulated system in the DSP. By using the external mode of Simulink and a compiler
for the DSP, the model will be converted in code and then embedded to the target. Finally, the target
will run the code, emulating the converter and control models. It is possible to verify desired signals
in an oscilloscope by programming the DSP pins through DAC (Digital Analog Converter) blocks
available in the C2000 Texas Instruments package. An important detail is the need of a scale adjustment
for voltage compatibility between the simulation and target.
d
x2
E
x1
x2
E
x1 d
Figure 4. Flyback model, Equations (8) and (9), and SFL control Equation (10) in block diagrams
(high level programing) that is embedded in DSP C2000.
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Figure 5. Simulation of flyback switched model using PSIM software. Normalized output voltage x2
for load perturbation with a fixed time step 100 times smaller than the switching period. SFL (red),
PBC (green) and IDAPBC (blue).
3.2. DHIL
With the proposed SHIL and DHIL methodologies, we can easily test the control law without
needing a desktop computer or a real plant. In SHIL, the data transfer occurs directly and faster when
both model and control are inserted in the same Digital Signal Processor. However, DHIL is best suited
for synchronization, measurement and data communication tests between different systems.
The supporting package for C2000 microcontrollers available in Matlab/Simulink can be found in
the Simulink library. Basic information about block functions, simulation configurations for real-time
simulation or external mode and examples of systems implementation using the fundamental blocks
such as PWM, ADC, DAC and interruptions can be found in Mathworks [33] website, or in Matlab
“Help” area. Once selected, a list of C2000 DSP family will be displayed. By choosing the corresponding
DSP, available blocks for the microcontroller are displayed. it is possible to build block systems with
other Simulink blocks, by simply dragging them to the model window.
In DHIL, the use of a PWM (Pulse Width Modulation) block is necessary in order to control the
converter switching sequence and also to synchronize 3 ADCs (Analog Digital Converter) available for
measuring the inductor current (x1), capacitor voltage (x2) and the input voltage E. As seen in Figure 6,
the control laws and the converter model are embedded in different microcontrollers. For computing
the control laws, the inputs of the model are (x1), (x2) and E. Since those inputs are originated from
the converter model computation—configured as analog signals type—it is necessary to convert those
signals to a digital one, through analog-digital converter (ADC). After conversion, the output of the
control law is the duty cycle. Since this control variable is digital, it will be converted to analog
(DAC), for reading in the ADC of the DSP embedded with the converter model. For closing the loop,
the variables (x1), (x2) and E are calculated and consequently converted from digital to analog type.
It is important to notice that the conversions are based on the PWM sample rate, then requires the
synchronization between both DSPs for a correct computation of control laws and converter model.
Figure 6. DHIL.
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3.3. Details of the Implementation
Also, the approach used for programming the microcontroller diverges from the conventional
one, being unnecessary the development of code lines. By using code generation tools and software
libraries it is possible to resort the implementation of converter models and controllers through
Matlab/Simulink blocks. The evident advantages of this approach are the clear visualization of the
programming process and the time spared for development. Figure 7 illustrates the proposed steps for
this methodology.
Figure 7. Methodology steps for SHIL simulation. The optional steps are highlighted in gray.
The first stage consists in developing an equation model for the system, demonstrating the
relation between the state and control variables. It is up to the user to consider or not the nonlinearities
of the system. Next, it is necessary to choose a control technique for actuating in the variable of
interest. The nature of the control technique is wide, and can include since classical techniques, as PID
controllers, to nonlinear control approaches. This stage ends with the implementation of the model and
control equations in the simulation software. Figure 8 presents the implemented model and control
equations of a buck-boost converter, as an example. Figure 9 shows the general SHIL simulation
scheme for any converter. The main control goal is to calculate the duty cycle d (used in mathematical
model), then the corresponding PWM signal is generated as an input control to command the switch
of the physical converter. The state variables (inductor current x1 and voltage capacitor x2) and input
voltage E are the required measures. An integral action is added to better regulate the output voltage.
Figure 8. Buck-boost model and SFL control equations in block diagrams. Model (1), control Equation (2)
and integral action (3).
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Figure 9. General SHIL Simulation Scheme.
The second phase consists of simulating the implemented system. Aiming at minimizing the
errors, it is advised to simulate the system in continuous time and afterly in discrete time. For the
continuous system it is important to work with float data type, by programming the operations
of multiplication, division and constant blocks to “single/double” types. Although the increasing
in processing time, this data type conversion configures one less source of error in the continuous
time simulation.
After that, it is necessary to discretize the system, by changing the controllers structure and
continuous operators to the corresponding discrete blocks (defining a sample time in which the blocks
will be sampled). In a way to approach the results of the first discretized system to the continuous
simulation it is proposed the use of a high sample frequency (or a small sample time).
The next task is to simulate the system, considering a standard sample frequency (e.g., nominal
50 kHz), in such way to obtain a discrete model that is less approached by the continuous model.
The selection of this frequency must be cautiously chosen, since the system can converge to
instability. Another common problem associated to a bad choice of the sample frequency is the
signal aliasing (Nyquist rule). The final objective of this stage consists in transforming the floating
point data in fixed point data. This conversion can be done by programming the operations of
multiplication, division and constant blocks to fixed-point type, or by using operational blocks
offered in specific libraries for microcontrollers (libraries that are offered by Mathworks for users
of C2000’s microcontrollers family, by Texas Instruments, for example), as shown in Figure 10.
Some recomendations: avoid operations with floating data and divisions that increase the processing
time. Always when possible, use multiplication operations instead of division operations (ex: when the
denominator is a constant). Declare the variables as fixed point, preventing calculus with float and
optmizing the code’s execution. Discrete models can be embedded for HIL simulation, since the user
compiler can convert the blocks in code. However, a discrete model that converges, when working with
fixed point data, makes the compilation and the processing time of the microcontroller smaller (and also
the memory used smaller). In this way, the last step brings a discrete model more appropriated for
a HIL procedure.
Figure 10. Fixed-point and Floating-point different implementations.
The final stage is the SHIL simulation itself. Once the compiler has generated the code and the
system is embedded to the microcontroller (also called target) the communication between the target
and the computer, in which Matlab/Simulink is running, begins. Usually microcontrollers of C2000
family communicates to the computer through USB or ethernet cable. In this application it is proposed
the use of a USB cable. For running the system as a real-time simulation it is proposed to set the
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simulation as “external mode” simulation on Simulink. Also, it is necessary to set on the simulation
configurations which target the connection must occur.
Since we are interested in plotting or viewing the gathered data, it is necessary to use specific
blocks in the simulation for real-time plotting or setting DSP pins as analog outputs [33]. By doing
that the user can see the data generated in the target in a Simulink “scope” or in an oscilloscope
(by analog output reading). Each case can be achieved by using the RTDX (real-time Data Exchanged)
or the DAC blocks, as seen in Figure 11. Since the R2016b version of Matlab there is a DAC block for
DSP28377S of C2000 family (Texas Instruments). This block configures 3 digital inputs as 3 analog
outputs (also called channels A, B and C). In this way it is possible to use 3 channels of an oscilloscope
and view the curves in real-time.
Figure 11. DAC Block: Used for showing state and internal variables in a scale between 0 V–3.3 V
(12-bit resolution).
More details of the control algorithms implementation in block diagrams can be seen in the
Figures 12 and 13. Since the didactical background available in the literaute lacks of information,
details of the functional blocks are shown, providing a development base for future works.
Although the approach of this chapterdeals with a specific study of case, the available content makes it
simple to adapt the program to other applications. General files, containing the control methods for
Buck-Boost, Boost and Buck converters are shown in Figures 8, 12 and 13, respectively.
Figure 12. Boost model and IDA-PBC control equations in block diagrams.
Figure 13. Buck model and PBC control equations in block diagrams.
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4. SHIL and DHIL Results for Buck-Boost and Flyback
This section shows the digital simulations using Matlab (Model in The Loop: MIL) and
SHIL/DHIL experimental results. The converters are designed according to specifications listed
on Table 4 and the three control laws studied in this work. The experimental setup is sketched in
Figure 14. The plots displayed in Figure 15a,c present the capacitor voltage response when an input
voltage and a load variations, respectively, are included in the Buck-Boost converter simulated in
software. The same effect is reported for the Flyback converter in Figure 15b,d. In both input and
load variation, consecutive steps of 70% to 100% are applied in the simulated systems. An open-loop
control test is also presented in Figure 16. Figures 17 and 18 show the output capacitor voltage of
Flyback and Buck-Boost converters, respectively, for the SHIL and DHIL applications. A load variation
(70–100%) is applied for evaluate the three control laws.
Figure 14. Experimental setup.
Figure 15. Software simulation result for Buck-Boost (a,c) and Flyback (b,d) (using control techniques
SFL (red), PBC (blue) and IDA-PBC (green). Output voltage x2 for input voltage (a,b) and for load
variation (c,d).
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Table 4. Initial and converters parameters.
Parameters Buck-Boost Flyback
Vd −24 V 24 V
E 50 V 50 V
R 10 Ω 11.5 Ω
L 0.6 mH 146 μH, 35 μH
C 470 μF 470 μF
fsw 50 kHz 100 kHz
R1damp = Lk1 100 15
kint 200 −5000
Figure 16. Open loop control comparing SHIL (blue line) with Software Simulation (red line) results
for Buck-Boost converter. Normalized output voltage x2 for load perturbation (70–100%) using fixed
d = 0.325.
Figure 17. SHIL experimental result for Flyback (A) and Buck-boost (B) converters. Normalized output
voltage x2 for load perturbation (70–100%).
Figure 18. DHIL experimental compared with Software Simulation (MIL) result for Buck-Boost
converter (SFL control). Normalized output voltage x2 for load perturbation (70–100%).
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It is possible to appreciate in the figures how the waveforms in both software and real-time
simulations are compatibles. Although consecutive perturbations can be applied, the convergence of
the variables to steady-state values is assured. In addition, similar transient dynamics can be observed,
none of the implemented systems in software or in HIL present instability. Therefore, the embedded
models and control equations are validated. The processing time for the DSP to compute the control
law and converter state, and therefore to run a real-time simulation, is 1.2 μs.
5. SHIL Results for Second Order Power Converters and Comparison
This section presents the digital simulation results using Matlab and SHIL method for buck, boost
and buck-boost. The converters are implemented according to design specifications of Table 5 and
the three control laws studied in this work. Figure 19 shows the capacitor voltage response to a load
voltage variation (70% G to 100% G), respectively, in the converters simulated in software. Figure 20
shows the capacitor voltage of the converters for the SHIL application. A load variation (70–100%)
is applied to evaluate the three control laws. Figure 21 shows the PWM signal generated in HIL
simulation for the buck-boost converter in steady state operation.
Figure 19. Software simulation result using control techniques SFL (red), PBC (blue) and IDA-PBC
(green). Output voltage x2 for buck (a) and boost PFC (b); buck-boost (c) for load variation in 0.25 s
and 0.75 s.
Figure 20. SHIL experimental result. Normalized output voltage x2 for load perturbation (70–100%).
Figure 21. PWM signal generated in SHIL Simulation for buck-boost permanent condition (d = 0.37).
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Table 5. Initial and converters parameters.
Parameters Boost Buck Buck-Boost
Id GE V
2
d GVd GVd(
Vd
E − 1)
R 52.5 Ω 10 Ω 10 Ω
L 0.6 mH 0.6 mH 0.6 mH
C 2800 μF 470 μF 470 μF
E 100 V 50 V 50 V
Vd 180 V 24 V −24 V
Pout 630 W 57.6 W 57.6 W
f 50 kHz 50 kHz 50 kHz
R1damp 33 500 100
R2damp 50 0 0
kg 0.0356 2.5 14
kint −150 2000 200
α 0.8 −10 0.8
As seen in the figures, both software simulations and SHIL results converged to the steady state
value after the consecutive step applications. It should be noticed that the dynamical response of the
systems is compatible, since the same transient dynamics is seen, even for the IDA-PBC’s oscillatory
dynamics. None of the implemented systems in software or in SHIL presented instability. Therefore,
it means that the embedded models and control equations are capable in controlling the systems,
and therefore, validating the control techniques.
In general, the SFL, PBC and IDA-PBC control laws show satisfactory results for the three types
of converters studied: boost, buck and buck-boost. It was observed that the inductor current and
output voltage in the capacitor, the main variables, follow the reference set points, reaching the control
objectives. Since one of the main objectives of this work is the comparison of control methods, Table 6
shows, from an implementation point of view, the advantages and disadvantages of each method.
It is seen that SFL and PBC present similar results. Reminding that, for both control techniques
the indirect control is the only possibility [10]. On one hand the SFL is a didactic and easier solution
than the PBC. On the other hand, the control complexity of PBC is justified for load estimation and
better voltage output regulation. However, there is a trade-off, since the overshoot and undershoot
increase with the adaptative control law and the integral gain used.
SFL and PBC control present small error in steady state for the output voltage of the capacitor,
without the integral action. On the other hand, the IDA-PBC control presented larger overshoot/
undershoot and accommodation times, notably for input voltage variations. This is because this
technique is even more dependent on the exact knowledge model parameters. Thus, to improve
the results it is necessary to include other non-modeled effects like parasitic resistances, diode and
switches voltage drops [34].
Once IDA-PBC control is a direct control, it does not require the measurement of the current x1,
which is an advantage in terms of implementation. In general terms, we can verify:
- SFL: simpler, didactic, effective, dispenses load estimation for DC-DC systems when using
integrative gain.
- PBC: has medium complexity, needs more measurements and control parameters to better estimate
the load and regulate the output capacitor voltage. It is the most recommended technique for
PFC systems, since it offers lower THD levels [13]. It has the same processing time as the SFL
control because of the same amount of division operations, which effectively determine the total
processing time (sums and multiplications offer irrelevant contributions).
- IDA-PBC: non-trivial control solution, allows direct control, which exempts current measurement
and eventual problems. By the same direct nature of the control, does not work correctly for
AC-DC systems, since the objective is to impose the current in phase with grid input voltage.
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6. Conclusions
This work showed the buck, boost, buck-boost, flyback, SEPIC and 3-phase AC/DC boost
converters modeling as well as the development of nonlinear control techniques using SHIL and
DHIL implementations. In addition, the control and converter models were implemented in a DSP,
resulting in a quick and cheap HIL realization of the proposed systems, ideal for students and
engineers interested in learning and validating converters performance. Using a switching frequency
of 50 kHz (20 μs), the processing time of the model/control equations (1.2 μs) demands 6% of the
bandwidth (for buck, boost, buck-boost, flyback and SEPIC). According to the data in Table 6, there
is a clear preference for new embedded systems with floating-point operation. As illustrated in
Figures 16 and 18 and despite measurement noises, the SHIL/DHIL results remained close to the
model-simulated one. The advantages provided by the proposed method are: security, saving
development time, facilitating the understanding of the programming process, standardization,
concurrent simulation, rapid prototyping and, mainly, an easy and cheap way to validate linear
and nonlinear controllers.
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Nomenclature
E Input voltage.
d Duty cycle.
x1 Inductor current.
x1d Desired inductor current.
Id Constant desired inductor current.
x2 Capacitor voltage.
x2d Desired capacitor voltage.
Vd Constant desired capacitor voltage.
L Converters inductance.
L1 Flyback primary-side inductance.
L2 Flyback secondary-side inductance.
LM Flyback mutual inductance.
C Converters capacitance.
G Load conductance.
Rdamp Nonlinear PBC gain.
kg Load estimation gain.
kint Integral gain.
α IDAPBC control gain.
k SFL control gain.
Appendices
These appendices are optionals for those who are familiar with non-linear control applied to
converters. So, we exemplify how to obtain SFL control for the buck, PBC for the buck-boost and
IDA-PBC equations for the boost. Notice that we mix the three control laws and the three converters
distinctly, to cover the maximum information in a smaller space. In time, the boost converter will be
analyzed with power factor correction (PFC), since it is the most suitable for this specific application.
The other systems are analyzed as voltage regulators (DC-DC) in which the input voltage comes
up to a constant value. We also included SEPIC (Appendix B) and 3-phase AC-DC boost converter
(Appendix C).
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Appendix A. Nonlinear Controllers
The state feedback linearization control is used in this work mainly because it represents
a didactic and effective procedure. This method facilitates the understanding of the system being
useful for an initial contact with nonlinear control techniques and leads to a change Of coordinates
that shows an interesting structure and mathematical properties. Moreover, it allows dynamic
change of a nonlinear system into a linear dynamics through a nonlinear feedback of the output
state conveniently chosen. For this purpose, it is necessary to perform a change of state variable input
and an auxiliary input variable. Then, it is possible to use familiar linear techniques to effect control of
the proposed system.
Appendix A.1. SFL Control Equations of the Buck Converter
According to [35,36] the average Buck converter circuit can be written as:
ẋ1 = − 1L x2 + d
E
L
, (A1)
ẋ2 =
1
C
x1 − GC x2, (A2)
where, d is the converter duty cycle, 0 ≤ d < 1. As it can be seen from (A1) and (A2), there two state
variables, x1 and x2 and an input (control) variable, the duty cycle d. Defining L f as the derivative of
Lie [25] and choosing:
x1 = h(x), y = x1, x2 = L f h, ẏ = 1ẋ1,
ẋ1 = − 1L x2 + d
E
L
.
(A3)
Since we have to derive gr = 1 times to obtain a relation between the input and output, the relative
degree is gr = 1. In this way, the new coordinate system is:
[ż1] = [z2] = [v] ,[
z1
z2
]
=
[
x1
v
]
.
(A4)
Using the control law v = r(gr) − kTe, with k and e given by:
k = [k1] ,
e = [e1] = [x1 − r]
(A5)
obtains:
v = ṙ − k1e, (A6)
− 1
L
x2 + d
E
L
= ṙ − k1(x1 − r). (A7)
Isolating d and considering the reference r = x1d, the general expression for the duty cyclic
equation is:
d2 = dSFL,
dSFL =
L [ṙ − k1 (x1 − r)] + x2
E
.
(A8)
We can observe that as the system relative degree is one ( there is only one switch to control two
variables), we need to perform only one branch, which is already inferred directly from (A1). Thus, we
need only control equation given by (A8).
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Appendix A.2. Passivity-Based Control (PBC)
The goal of the passivity-based control is to modify the dissipative structure since the inputs
and store elements are constant. The basic premise is to keep the energy stored in the capacitors and
inductors less than injected by the source. This effect is achieved by the addition of “virtual” resistors
in parallel or in series with the load. Such resistances are emulated by the controller through the duty
cycle signal conditioning.
Other definitions about passivity, as well as the equations necessary to control in view of this
method, can be visualized in [10,13].
Appendix A.3. PBC Control of Buck-Boost Converter
According to [35,37] the average Buck-Boost converter circuit can be written by Euler-Lagrange
equations, as:
DBẋ + (1 − d)JBx + RBx = dF, (A9)
with
x =
[
x1
x2
]
, DB =
[
L 0
0 C
]
,
RB =
[
0 0
0 G
]
, F =
[
E
0
]
, JB =
[
0 −1
1 0
]
.
(A10)
The equivalent state space equations are:
ẋ1 = (1 − d) 1L x2 + d
E
L
, (A11)
ẋ2 = −(1 − d) 1C x1 −
G
C
x2, (A12)
For PBC control, let us consider the state error in function of desired vector xd:
x̃ = e,
x̃ = x − xd.
(A13)
The error equation formulated as in (A11) and (A12) becomes:
DB ˙̃x + (1 − d)JBx̃ + RBx̃ + Rdampx̃ = ψ,
ψ = F − [DBẋd + (1 − d)JBxd + RBxd] + Rdampx̃
, (A14)
In order to guarantee the error vector to converge to zero, one has to impose Ψ = 0, which can be
written as:
Lẋ1d − (1 − d) x2d − R1dampx̃1 = dE,
Cẋ2d + (1 − d) x1d + Gx2d = 0.
, (A15)
where Rdamp is the damping matrix defined as:
Rdamp =
[
R1damp 0
0 R2damp
]
. (A16)
Rdamp is the damping added to the system which shapes its energy. Some fundamental definitions
regarding passivity, and the derivation of the control equations in view of this method, can be found
in [10,38]. Aiming at rendering the system passive, via the condition established by (A15), one has:
d3 = dPBC,
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ẋ2d =
−(1 − d)x1d − Gx2d
C
, (A17)
dPBC =
R1damp(x1 − x1d) + x2d
x2d − E (A18)
The load estimation is given by (A19):
Ġs = −kgx2d(x2 − x2d). (A19)
Equation (A19) can be used for all four converters.
Appendix A.4. IDA-PBC Control
The IDA-PBC control methodology provides a clear separation between elements of the system in
terms of their energy functions, enabling the controllers design with a clear physical interpretation [17].
Based on the Hamiltonian model, in which the term H(x) is represented explicitly, describes how the
energy flows within the system and between the subsystems interconnections, represented by the H
matrix, and energy dissipation elements, represented by RH matrix. The IDA-PBC controller design is
to find the solution that leads to the stabilization of the system in closed loop, by modifying the matrix
interconnection and system damping. Thus, it is necessary to solve partial differential equations from
the interconnected subsystems, to enter the desired damping energy function.
Based on [15,17,36,39] the IDA-PBC control equations are obtained for the boost, buck and
buck-boost converters.
Appendix A.5. IDA-PBC Control for Boost Converter
The average boost converter circuit can be written by equivalent state space equations, as:
ẋ1 = − (1 − d) 1L x2 +
E
L
, (A20)
ẋ2 = (1 − d) 1C x1 −
G
C
x2, (A21)
The modeling and IDA-PBC control of boost converter is presented in [39]. Consecutively,
PCH can be obtained by EL model:
x =
[
x1
x2
]
, H(x) =
1
2
Lx21 +
1
2
Cx22,
JH =
[
0 −1−dLC
1−d
LC 0
]
, RH =
[
0 0
0 1
RC2
]
, gH =
[
1
L
0
]
,
ẋ = [JH (d)− RH ] ∂H∂z (z) + gHE (A22)
The equilibrium points of the boost converter system obtained when ẋ1= 0 and ẋ2= 0 on
Equations (A20) and (A21) are:
x̄1=
EG
(1 − d)2 , x̄2=
E
(1 − d) (A23)
Considering the desired output capacitor voltage as x2d=x̄2= Vd, the equilibrium point to stabilize
x̄ and the constant input control d̄ given by:
d̄= 1− E
Vd
, x̄= [x̄1, x̄2]
T =
[
GVd
(
Vd
E
)
, Vd
]T
. (A24)
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The main objective of IDA-PCB control is to find a static function through space state feedback,
d = ν(x). In this way the closed loop dynamics becomes a Port Controlled Hamiltonian, given by:
ẋ = [Jd(x, d)− Rd] ∂Hd∂x (x) (A25)
Given this, the IDA-PBC control equation:
d = 1 − (1 − d̄) ( x2
Vd
)α
. (A26)
Substituting (A24) in (A26) derives:
d = 1−
(
E
Vd
)(
x2
Vd
)α
. (A27)
Appendix A.6. Boost PFC
For Boost PFC converter, considering a rectified sinusoidal input voltage, the inductor desired
current, x1d , must be sinusoidal and in phase with the input voltage E. So, if:
E = Emax |sin (wt + Œ)| , Id =
2V2dG
Emax
, (A28)
then
x1d = Id |sin (wt + Œ)| . (A29)
Note that for a system with input E constant, we obtain some simplifications
ẋ1d = 0, Id =
G
E
V2d , x1d = Id. (A30)
By deriving from a direct control, IDA-PBC control Equation (A27) does not correct the power
factor. Thus, we make the following adaptation based on PBC control law:
d3 = dPBC,
ẋ2d =
(1 − d)x1d − Gx2d + R2damp(x2 − x2d)
C
,
d̄3 = 1 −
[
E + R1damp(x1 − x1d)− Lẋ1d
]
x2d
,
d = 1 − (1 − d̄3) ( x2Vd )α
(A31)
Appendix A.7. Integral Action
In order to minimize errors in steady state of the output voltage at a desired value Vd, it is useful
to add a proportional integrative term in the control law, given by:
GInt = −kint
∫ t
0
[x2(s)− Vd]ds. (A32)
Equation (A32) can be used for all converters and SFL, PBC and IDA-PBC control laws. For SFL
control and boost converter:
μ = 1 − [E + Lk1(x1 − x1d)− Lẋ1d]
x2d
,
x2d = −kint
∫ t
0 [x2(s)− Vd]ds
(A33)
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Appendix B. SHIL of SEPIC Converter
The state equation describing the behaviour of the CCM SEPIC converter [40], shown in Figure A1,
is given by: ⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
L1
dx1
dt = E − (1 − d) · (x4 + x2)
Co dx2dt = (1 − d) · (x1 + x3)− Gx2
L2
dx3
dt = d · x4 − (1 − d).x2
C1
dx4
dt = (1 − d) · x1 − d · x3
(A34)
where d is the duty cycle of the semiconductor switch.
Figure A1. SEPIC converter.
Figure A2. SHIL result for SEPIC: IDAPBC-BB (magenta) and CIDAPBC-BB (cyan). Normalized output
voltage x2 for load perturbation (30–100%).
Now, let us illustrate applications of SHIL using nonlinear equations, previously and recently
found in the literature. Firstly, we consider two control laws based on IDA-PBC. In [39], Classic IDAPBC,
which will refer as CIDAPBC, is applied to boost converters attaining a simplified control equation
described by:
CIDAPBC-BB (CIDAPBC—Based on Boost converter):
d̄ = 1 − E
Vd
, d = 1 − (1 − d̄) ( x2
Vd
)kα
. (A35)
Yet, Ref. [41] accomplish an evolution of (A35) given by:
IDAPBC-BB (IDAPBC—Based on Boost converter):
d = 1 − kzE
2Ex2 + (kz − 2E)x2d (A36)
For more details, refer to [42]. In Figure A2 is sketched the output voltage x2 in view of load
change and nonlinear controllers IDAPBC-BB and CIDAPBC-BB. The following nominal conditions
are: R = 10 Ω, L1 = 146 μH, L2 = 35 μH, C = 470 μF, E = 50 V, kα = −0.77, kz = −150, Vd = 12 V.
Appendix C. 3-Phase AC/DC Boost
Based on the work of [43,44], the average model(a-b-c) of the three-phase boost converter, shown in
Figure A3, are given by:
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⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
L diadt = Ea − Rpia − 12 davo,
L dibdt = Eb − Rpib − 12 dbvo,
L dicdt = Ec − Rpic − 12 dcvo,
C dvodt =
1
2 (daia + dbib + dcic)− Gvo.
(A37)
where Ea, Eb and Ec represent the line input voltages, L, C and Rp denote the inductance, the filter
capacitance and the line resistance, respectively. The bipolar functions that control the semiconductor
switches are da, db and dc.
Figure A3. 3-phase AC-DC boost converter circuit.
The space-state variables of (A38) are already represented on the dq axis:⎧⎪⎪⎨⎪⎪⎩
Lẋ1 = E − Rpx1 − 12 x2μd − wLx3,
2
3 Cẋ2 =
1
2 x1μd +
1
2 x3μq − 23 Gx2,
Lẋ3 = wLx1 −− 12 x2μq − Rpx3
(A38)
where w is the angular frequency of the sinusoidal voltage, x1 is the mean current in the d-axis, x2 is
the output voltage in the capacitor, x3 is the average current in the q-axis, μd and μq are the duty cycles
and Em is the amplitude of input voltage:
Thereby, the control goal is always to find the equations for μd and μq. With dq/abc
transformations, the signals of the duty cycle da,b,c are synthesized and then the corresponding PWM
signal is produced for input to the converter. The converter state variables (currents on the dq axis
of the inductor x1 and x3 and the voltage on the capacitor x2) and the references (desired values of
the output voltage Vd and the currents on the inductor x1d = Id and x3d = 0) feedback the nonlinear
controller, given by:
μd =
2
Vd
[−Rpx1d + k1(x1 − x1d) + Em] , (A39)
μq =
2
Vd
[wLx1d + k2x3] , (A40)
x1d =
1
2
[
Em
Rp
−
√
E2m
R2p
− 4V
2
d
RRp
]
. (A41)
For demonstrating the evaluation of the method applied to 3-phase boost converter, Figure A4
shows the SHIL experimental results in view of the nominal conditions: R = 40 Ω, Rp = 0.1 Ω, L= 5 mH,
C = 2200 μF, Em = 80 V, k1 = 50, k2 = 20, Vd = 200 V. For further information, refer to [43].
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Figure A4. SHIL experimental result of 3-phase boost converter). Input voltage ((A): Ea—blue,
Ea—magenta, Ec—green) and normalized output voltage x2 (1.5 V DAC output voltage correspond to
Vd = 200 V) using nonlinear control (A39-19)—(B).
Appendix D. Other Applications
The proposed methodology is used to evaluate another study cases: a PFC (Power Factor
Correction) Boost converter [45] and the SST (Solid-State Transformer) [46]. In the last case,
32 control loops are embedded in the same DSP, which also justifies the use of the approach in
more complex applications.
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Abstract: As the performance of digital devices is improving, Hardware-In-the-Loop (HIL) techniques
are being increasingly used. HIL systems are frequently implemented using FPGAs (Field Programmable
Gate Array) as they allow faster calculations and therefore smaller simulation steps. As the simulation
step is reduced, the incremental values for the state variables are reduced proportionally, increasing the
difference between the current value of the state variable and its increments. This difference can lead to
numerical resolution issues when both magnitudes cannot be stored simultaneously in the state variable.
FPGA-based HIL systems generally use 32-bit floating-point due to hardware and timing restrictions but
they may suffer from these resolution problems. This paper explores the limits of 32-bit floating-point
arithmetics in the context of hardware-in-the-loop systems, and how a larger format can be used to avoid
resolution problems. The consequences in terms of hardware resources and running frequency are also
explored. Although the conclusions reached in this work can be applied to any digital device, they can be
directly used in the field of FPGAs, where the designer can easily use custom floating-point arithmetics.
Keywords: hardware-in-the-loop; floating-point; fixed-point; real-time emulation; field programmable
gate array
1. Introduction
Digital control for power converters has been growing during the past two decades [1–5]. Despite all
the advantages of digital control, the debugging process of this type of control is more complex because the
power converter is an analog system while the control is digital. Hardware-in-the-loop (HIL) is a technique
that consists in the hardware implementation of mathematical models that represent a real system. HIL
simulation presents numerous advantages such as having a safe environment to test controllers, allowing
the use of the controller in its final implementation, even before building the real plant to be controlled. HIL
techniques are being increasingly implemented using computers [6–11] and also digital devices like FPGAs
(Field Programmable Gate Array) [12–17]. The latter make it possible to perform complex calculations
faster. Thus, it is not surprising that several companies have released commercial HIL products [18–20].
Arithmetics used in HIL systems have a noteworthy impact in speed, hardware resources needed
for the model, the complexity to design the model, and the accuracy of the system. Fixed-point
arithmetics provide optimized operations in terms of area and speed. In [21], a comparison between
fixed-point and floating-point arithmetics, in the context of FPGA-based HIL systems, was presented.
Results showed that floating-point required ten times as many logic resources as well as it ran 10 times
slower than fixed-point. For that reason, many HIL systems are based on fixed-point arithmetics when
there are hard temporal restrictions [22–26].
The main drawback of fixed-point is that the implementation is more complex because the
designer has to define the number of bits of the integer and fractional parts. Thus, the maximum
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representable value and the required resolution need to be calculated for every signal. However,
in floating-point arithmetics, the designer does not take this definition into consideration, as an
IEEE-754 single-precision floating-point number can store values up to ±2127, and the resolution is
optimized in every calculation. This is accomplished by the floating-point libraries which automatically
adapt the point location through the exponent field. Because of this remarkable advantage of
floating-point, most HIL models actually use floating-point arithmetics [9,27,28], including commercial
implementations [18–20].
Floating-point arithmetics for FPGAs were not viable in the past as there were no support libraries,
and all the logic had to be implemented by the designer. However, with the release of floating-point
support libraries, such as float_pkg of the VHDL-2008 Standard, it is easy to include floating-point
arithmetics in a VHDL design. Lucia et al. [27] presented one of the first examples of a HIL model
using floating-point in an FPGA.
In the literature not many cases of floating-point numerical issues for HIL systems have been
reported, as the earliest purposes of HIL was to simulate complex systems with relatively low natural
frequencies and integration steps of tens or hundreds of microseconds. With the advances in FPGAs,
HIL technique started to be used for new applications, such as power electronics. Firstly, it was applied
to converter models with low switching frequencies (kHz or tens of kHz). However, to simulate
converters with medium to high switching frequency (hundreds of kHz or MHz), the integration step
should be reduced accordingly and the system may present numerical problems, and as a result, obtain
wrong simulations. The numerical issues are not related to overflows, as the exponent is automatically
adapted. The problem is that, as the integration step is reduced, the increments of every step are
smaller, and resolution issues may arise.
This paper explores the limits of floating-point arithmetics for HIL systems, and how to predict
the floating-point format needed for accurate simulations. It explores not only the standard formats but
also custom formats that can be used thanks to the VHDL-2008 standard libraries or any other libraries.
The rest of the paper is organized as follows. Section 2 shows the application example to illustrate
the resolution problems for floating-point HIL simulations. Section 3 explains where the limits for
single precision floating-point arithmetics are and how many bits would be necessary to increase the
accuracy if needed. Sections 4 and 5 show the experimental and synthesis results respectively. Finally,
Section 6 gives the conclusions.
2. Application Example
In this paper a PFC (Power Factor Correction) boost converter is used as an application example.
The PFC technique allows regulating the output voltage while reducing the input current harmonics,
so the converter behaves as a resistor emulator to the mains. The schematic of a boost converter is
shown in Figure 1, excluding the previous diode bridge for ac/dc operation. The parameters of this
plant are shown in Table 1. This boost configuration is proposed in an Infineon Design Note [29].
vg
iL
-
+ C R
+
-
L vc
Figure 1. Boost converter topology.
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Table 1. Boost converter parameters used in Section 4.
Parameter C L Vin Vout Power
Value 540.5 μF 416.5 μH 230 V 400 V 400 W
The converter can be modeled using the state variables of the system: the inductor current and
the capacitor voltage. Therefore, both variables should be updated every simulation step.
The behavior of the inductor and the capacitor can be described using the following equations:
vL = L · diLdt (1)
iC = C · dvoutdt (2)
These equations can be discretized using different numerical methods but the simplest method
to be used is explicit Euler [30]. While this method presents several disadvantages such as greater
local and global error and risk of instability, these problems are negligible whenever very small
integration steps (below microseconds) are used, so it is frequently used for HIL systems in power
electronics [13,31–33]. Therefore, the previous Equations (1) and (2) can be discretized and the state
variables can be defined as:
iL(n) = iL(n − 1) + ΔtL · vL(n − 1)
vc(n) = vc(n − 1) + ΔtC · iC(n − 1) (3)
where dt has been converted into Δt, which is the simulation step, i.e. the time between two calculations
of the model.
As can be seen in the previous equations, the state variables depend on the inductor voltage
and the capacitor current. These values depend on the conduction state of the switch and the diode,
so several states should be considered.
If the switch is closed, the inductor voltage is vg − 0, while the capacitor current is −iR. In this
case, the state variables are defined as:
iL(n) = iL(n − 1) + ΔtL · vg(n − 1)
vc(n) = vc(n − 1)− ΔtC · iR(n − 1) (4)
If the switch is open, the conduction state of the diode depends on the inductor current. If the
current is positive, the diode is conducting (called CCM or Continuous Current Mode) and the inductor
voltage is vg − vc, while the capacitor current is iL − iR, so the state variables are:
iL(n) = iL(n − 1) + ΔtL · (vg(n − 1)− vc(n − 1))
vc(n) = vc(n − 1) + ΔtC · (iL(n − 1)− iR(n − 1)) (5)
Finally, if the inductor is fully discharged, the diode stops conducting (called DCM or
Discontinuous Current Mode), so the capacitor current is −iR:
iL(n) = 0
vc(n) = vc(n − 1)− ΔtC · iR(n − 1) (6)
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The explicit Euler approach has been chosen in order to simplify the equations and get minimum
simulation step. As the proposed system is based on an FPGA, both equations (inductor current and
capacitor voltage) can be evaluated and updated in parallel, simplifying the resolution of the system.
This is an important advantage compared with software-based HIL systems, in which equations need
to be solved sequentially, one after another. Therefore, parallelization is one of the main reasons for
the acceleration obtained using FPGAs. Taking advantage of this, every time step (Δt), all the state
variables are updated. The accuracy of the system relies on the small value of the simulation step.
However, a small time step implies tiny increments for the state variables, as both are proportional.
This can lead to resolution issues as it is explained in the next section.
3. Numerical Resolution
As it was explained in the previous section, the model updates its state variables every simulation
step. There is a relation between the simulation step and the switching frequency, because the model
should be updated with enough intermediate steps inside a switching period. This update is necessary
to detect accurately the state of the switch and the diode of the converter so, the smaller the switching
period is, the smaller the simulation step should be. In other words, the relation between the switching
period and the simulation step is the resolution of the duty cycle. Therefore, the simulation step,
and then the increments for the state variables, should be quite small. As HIL systems were firstly
applied to low switching frequency converters, numerical issues have not been thoroughly studied in
the literature. However, as HIL systems are being used for higher frequency converters, resolution
problems arise because the variables width is limited to be able to run the model in real-time [34].
Obtaining low numerical resolution leads to poor accuracy simulations or even an unpredictable
simulation behavior. For example, if the system is in steady state and it suffers any small change in the
input voltage or load, it is possible that the output voltage changes with the opposite sign rather than
the expected one. Besides, the problem is difficult to detect because the system may be able to detect
bigger changes in the input conditions, but not the smaller ones.
The optimal solution is to increase the variables width. However, if the width is increased,
the calculations are more complex, more hardware resources must be used, and the combinational
paths between the flip-flops inside the FPGA get longer. In conclusion, increasing the width leads to
longer simulation steps, which have a negative impact on the accuracy of the simulation.
Taking all the previous considerations into account, a trade-off between the simulation step and
resolution should be reached. The minimum number of bits can be estimated considering the relation
between the maximum expected value of a variable x, max(x), and the increment that should be added,
Δx [34]. Besides, some extra bits, n, should be included to store the increment value with more than
1 bit of resolution:
widthx = log2 max(x) − log2 Δx+ n (7)
The first log2 operation calculates the number of integer bits needed to store max(x), that is,
the exponent. The second log2 gives the bits needed to store the increment. That second term may
be negative, as the increment is usually below 0, indicating that fractional digits should be included.
Therefore the subtraction calculates the number of bits needed for the significand field, as it has to
store both the value of x and its increments simultaneously.
The maximum values of the state variables are easy to calculate because they are defined by the
limits of the converter design. Regarding the increments, it is also easy if they are stable, e.g., in the
case of a dc-dc converter in steady state, but otherwise further analysis must be done.
For a boost-based PFC configuration, which is the example of this paper, the minimum
incremental values for the output capacitor voltage are reached when iR is similar to iL, as shown in
Equations (4)–(6). Likewise, the minimum incremental values for the inductor current are reached
when vg is near 0 (in the case of closed switch).
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As the number of bits is limited, infinitesimal incremental values will not be properly computed,
but the designer can estimate the number of bits that will be necessary to obtain accurate resolutions.
In [34], a fixed-point based HIL model for a PFC converter was presented. In that article, the model
presented high accuracy when it had enough bits to store the incremental values during 95% of the
ac period. We have to take into account that the remaining 5% has a minimum impact on the overall
simulation because during that time the increments are smaller than the rest of the time and, therefore,
almost negligible.
Following the aforementioned rule of 95%, and given the characteristics of the PFC converter
proposed in Table 1 and the current and voltage waveforms from Figure 2, it is possible to calculate
the minimum incremental values considered for the state variables. Figure 2 shows points A1 and
A2 which correspond to the minimum considered input voltage. Likewise, points B1-4 correspond to
the minimum considered difference between currents. Using these points, the minimum considered
increments are as follows:
Δt
L
· vg(n − 1) = 50 ns416.5 μF × 25.52 V = 3.064 mA
Δt
C
· (iL(n − 1)− iR(n − 1)) = 50 ns540.5 μF × 0.0848 A = 7.844 μV (8)
In the previous equations, a value of 50 ns was used as the simulation step (Δt). With the results
of the previous equations, it is possible to calculate the number of bits needed for both variables, which
are included in Section 4.
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Figure 2. Current and voltages waveforms of the PFC boost converter.
Once the required significand width is obtained, it is possible to estimate the needed floating-point
format. IEEE-754 floating-point format [35] defines three binary-based floating-point formats with 32,
64, and 128 bits, also known as Single, Double, and Quadruple precision, respectively. In the field of
FPGAs, most cases use single-precision floating-point, as the hardware cost of Double and Quadruple
precision formats, in terms of area and speed, makes it inviable to use them.
Custom floating-point formats can be used in order to reach a trade-off between speed, area
and numerical resolution. The floating-point formats include separated fields for the sign, exponent,
and significand, as can be seen in Figure 3. The problem in power converter HIL models is not the
number of exponent bits, as the magnitudes are not extremely big or small, but the number of bits of
the significand. Therefore, only the significand field should be enlarged reaching the number of bits
calculated using Equations (7) and (8).
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In the case of VHDL, this custom floating-point format can be defined using the floating-point package
included in the VHDL-2008 standard [36]. Using this package, the codification of Equations (4)–(6) is trivial,
so the format of the model variables only has to be taken into account while declaring the signals.
Section 4 compares the accuracy of the PFC boost model using different floating-point formats,
and Section 5 shows the hardware results once the model is synthesized in an FPGA.
sign exponent
Single 1 bit 8 bits 24 bits
Double 1 bit 11 bits 53 bits
Qu uple 1 bit 15 bits 113 bits
Figure 3. IEEE-754 floating-point formats.
4. Simulation Results
The previous section showed that the designer must reach a trade-off between speed, hardware
resources, and accuracy. Therefore, the number of bits cannot be increased as desired. This section
compares the accuracy of different floating-point formats regardless of speed and hardware resources.
It is important to note that the designed model has to be tested in open loop, without using
any feedback from the control loop. If closed loop were used, the regulator would compensate the
numerical errors of the model, so the whole system would probably get the desired current and
voltage values at steady state. Simulations in open loop for power factor correction can be done
using pre-calculated duty cycles for the PWM signal. This technique has been used previously
in the literature because of its low cost, since it gets rid of the current sensor in the case of PFC
converters [37–39]. Although using pre-calculated duty cycles also presents disadvantages, such as
sensitivity to non-nominal conditions, it can be perfectly used to quantitatively measure the accuracy
of the model, as any drift of the model will not be compensated, because it allows open-loop operation
for PFC.
Table 2 presents the different experimental scenarios that have been tested, including different
output loads, and cases starting at nominal steady state (400 V) and also with small capacitor voltage
transients. In the case of the transients, the system will move slowly towards the nominal state
following the dynamics of the chosen PFC/Boost converter, as the duty cycles are not modified in
these simulations. All the scenarios have been simulated during 100 ms (10 ac semi-cycles) in order
to allow the evolution of the output voltage, especially in the case of the small transients (cases 2, 4
and 6). The models have been compared with a double-precision floating-point model (53 bits for the
significand field), which implements the same equations. This model should not present resolution
issues and, therefore, it is used as our reference model.
Table 2. Experimental scenarios for the boost model.
Case 1 Case 2 Case 3 Case 4 Case 5 Case 6
Output load 100% 100% 20% 20% 10% 10%
Starting capacitor voltage 400 V 410 V 400 V 410 V 400 V 410 V
Table 3 summarizes the theoretically minimum floating-point format needed for every load.
These widths have been calculated using Equations (7) and (8) and the scenarios of Table 2. Regardless
of the calculated widths, all scenarios have been simulated with significand widths between 24 and
32 bits.
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Table 3. Significand length needed for optimal simulations using Equation (7).
100% Load 20% Load 10% Load
Case 1 & 2 Case 3 & 4 Case 5 & 6
iL 7 + n 5 + n 4 + n
vC 26 + n 29 + n 30 + n
In order to compare the simulation results quantitatively, some figures of merit should be defined.
The Mean Absolute Error (MAE) between the state variables and their references (double-precision
model) offers an overview of the precision of the model. The main drawback is that it does not take
into account whether the error is spread out along the simulation or condensed in a small zone.
The RMSE (Root Mean Square Error) considers the square of the errors, so the main advantage of
using RMSE is that it gives a high weight to large errors, and therefore it is much more sensitive to
outliers. It is important to note that RMSE is the square root of the average squared error, so the results
will be given directly in volts and amperes, and therefore will be directly compared with MAE.
Figure 4 shows the MAE and RMSE for the inductor current and capacitor voltage in every
scenario, relative to the RMS current and RMS voltage respectively. It can be seen that the voltage
calculation is more sensitive to the variable width, which is consistent with Table 3, as the width for
the current variable is less restrictive. As Table 3 predicted, the scenarios with 100% of load improve
when the capacitor voltage is stored using 26 bits or more. Likewise, scenarios with 20% and 10% of
load improve over 30 bits.
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Figure 4. MAE and RMSE results of every scenario.
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There are several cases that are worth mentioning. For instance, Figure 5 shows the capacitor
voltage of case 6 (10% of load and voltage transient). It can be seen that, using 24 bits for the significand
field, the capacitor voltage not only does not decrease but even increases. This is due to the insufficient
resolution of the output voltage. As Table 3 shows that at least 30 bits are needed for the voltage
state variable. The capacitor voltage increments are (iL − iR) · ΔtC when it is increasing and −iR · ΔtC
when it is decreasing. Taking into account that the voltage is around 400 V and the output current is
around 0.1 A, the negative increments are around −0.1 × 50 ns540.5μF ≈ −9 × 10−6 V and 400 − 9 × 10−6 V
is rounded to 400 V when using 24 bits for the significand. When the switch is on, the current inductor
reaches 1 A and, after switch-off, positive increments are around (1 − 0.1)× 50 ns540.5μF ≈ 8 × 10−5 V,
and 400+ 8× 10−5 V is rounded to 400.00009 V using 24 bits for the significand. Therefore, the problem
is that −iR · ΔtC is so small that it is rounded to 0 when it is compared with the actual capacitor voltage.
However, (iL − iR) · ΔtC is numerically bigger, so it is not rounded to 0, and the capacitor voltage only
increases until the model reaches steady state.
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Figure 5. Simulation of 10% of load and a voltage transient (Case 6).
Case 3 is another interesting simulation (20% of load without voltage transient), which can be
seen in Figure 6. In this scenario, the system is in DCM as the load is low. When using 24 bits,
the output voltage decreases due to resolution problems, until it crosses the limit between DCM and
CCM. However, the duty cycles are calculated to operate in DCM and the simulation is in open loop,
so they are not modified. As the DCM mode needs higher duty cycles than CCM for the same values
of input and output voltages, when the model enters CCM mode, the inductor suffers a short but
pronounced transient. The system does not become unstable because the current transient is followed
by a growth of the capacitor voltage, and the model comes back to the DCM mode.
As stated, depending on the scenarios and the variable widths, some simulations offer completely
wrong waveforms. The previous statistics — MAE and RMSE — give an idea of the simulation error
but do not provide clear information about the similarity of the waveforms in terms of tendency.
Therefore, another statistic could be found to achieve that. The PCC (Pearson Correlation Coefficient)
measures the correlation between a model and its reference, so it also offers a quick test to know if
the signs of a state variable and its reference match (positive when matching and negative otherwise).
The Pearson correlations for all scenarios are presented in Table 4.
As almost all the simulations present relatively similar waveforms, the PCC is around 1 in almost
all cases. In fact, the case of Figure 6 presents a PCC of 0.8311, because the waveforms tendency is
similar most of the time, but the current transient worsens this similarity. The case of Figure 5 gives
a negative PCC because the signs of the capacitor voltage tendency are opposite. It can be seen that,
only when the PCC is over 0.999, the errors of Figure 4 may be acceptable. It is also important to note
that the MAE and RMSE statistics make sense only when the tendencies of the tested simulation and its
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reference are similar. In other words, the similarity in the tendency is reached before the error reaches
acceptable values. A comparison of Tables 3 and 4 shows that the results are coherent. The theoretical
widths are 26+n, 29+n and 30+n bits for 100%, 20% and 10% of load respectively, while the PCC results
show that the simulations are sufficiently similar to their references (in terms of tendency) with 24, 28
and 32 bits.
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Figure 6. Simulation of 20% of load (Case 3). (a) 100 ms of simulation. (b) Zoom between 40 and 50 ms.
Table 4. Pearson correlation taking the capacitor voltage.
Case 1 Case 2 Case 3 Case 4 Case 5 Case 6
100% Steady 100% Trans 20% Steady 20% Trans 10% Steady 10% Trans
24 bits 1.0000 0.9991 0.8311 0.9832 0.8708 0.9712
26 bits 0.9999 0.9990 −0.0555 0.7582 0.9496 −0.0685
28 bits 1.0000 1.0000 1.0000 1.0000 0.9928 0.9980
30 bits 1.0000 1.0000 0.9993 0.9998 0.9976 0.9980
32 bits 1.0000 1.0000 1.0000 1.0000 1.0000 0.9994
As Table 3 shows, the necessary width for the current is much smaller than the voltage width.
However, the current error of Figure 4 is similar to the voltage error using the same widths. The reason
for such similarity is that both state variables depend on each other, and the accuracy issues of one
variable affect the other one, so the worst case — the maximum width — should be considered.
Taking all the results into account, some conclusions can be reached regarding the necessary
variable widths. First of all, the waveforms of the state variables should be similar to their references.
This similarity can be measured using the PCC and selecting only the widths that obtain a PCC above
0.999, and taking the worst case – the most sensitive state variable. The previous step may choose
insufficient widths. For instance, the case of 28 bits and 20% of load has a PCC of 1.0, but the MAE and
RMSE errors are relatively high (around 0.5%), however, with 30 bits, the PCC is 0.993, while the MAE
and RMSE errors drop to 0.1%. Therefore, once PCC has chosen a reasonable width, RMSE should also
be considered. Errors below 0.1% may be sufficient for almost any application. It is possible to increase
even more the width to reduce the numerical resolution error, but it is important to note that the model
inherently has other error sources, such as non-idealities that have not been modeled, or tolerances in
the values of C, R, etc.
For example, for this application we should look for widths that produce a PCC over 0.999 and
MAE or RMSE between 0.1% and 0.5% in both state variables. These constraints would imply 28–30 bits
for 100% load, 30–32 for 20% load and also 30–32 bits for 10% load. Table 3 predicts these results
when using n = 2 or n = 4, verifying that the method proposed in Section 3 is a good approximation to
determine the necessary width of state variables without having to run long simulations.
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5. Synthesis Results
In this work, the synthesis is targeted to a device of the Arria 10 FPGA family using the Quartus
Prime version 17.0 Standard Edition tool configured with the default parameters and automatic
constraints except for the required clock period.
Table 5 shows area and time results for several significand widths, s. On the one hand, the area
occupied in the target device for the converter is studied in terms of the logic utilization in ALMs
(Adaptive Logic Module), total registers, number of DSP Blocks inferred by the synthesizer, and number
of required pins. On the other hand, the maximum clock frequency for each converter configuration
is evaluated. The constraint for the CLK period was set such that the synthesis and fitter (place and
route) tools generate the fastest circuits.
Concerning time results, the circuit speed worsens at a rate of 1.5% per additional bit in the
significand, while the area does so at the higher rate of 4%. It means that this architecture is
more tolerant, in terms of speed, to resolution improvements than it is in terms of area, which is
good for real-time simulations. Furthermore, the selected device, one of the largest in this family,
has 427,200 ALMs.
Area and speed are closely related in digital circuits. In this case, although DSP blocks in the
Arria 10 family have dedicated single-precision floating-point operators implemented in silicon,
these resources are not inferred by the HDL synthesizer. Instead, the synthesizer configures the DSP
block to compute the significand-part fixed-point operations. Therefore, similar results should be
obtained using other FPGA families.
As the results have shown, the significand-part growth has not influenced the hardware usage
or the maximum achievable frequency significantly. Therefore, the estimation method explained in
Section 3, using a value between 4 and 6 for n, is valid. The simulations done in Section 4 are not
necessary to estimate the state variable widths, but they were accomplished to demonstrate the validity
of the method.
Table 5. Post place & route area and time results.
Significand Width 24 26 28 30 32
ALMs 4998 5413 5522 6146 6606
Regs 64 68 72 76 80
DSP 3 3 9 9 9
Pins 131 139 147 155 163
CLK const. [ns] 52 52 53 55 57
Fmax [MHz] 19.38 19.21 18.6 17.86 17.23
6. Conclusions
Thanks to the improvement in the performance of digital devices, HIL systems are starting to be
used in applications that require small simulation steps (below 1 μs). The reduction of the simulation
step allows more accurate simulations or make it possible to apply the technique to systems with
higher natural frequencies, but the integration increments are inherently reduced. This can cause
resolution problems if the arithmetics cannot handle values which are so small compared with the
actual values of the state variables. In FPGA-based HIL applications, 32-bit floating-point is the most
widely used arithmetic because of its simplicity from the designer point of view, along with its good
performance compared with 64-bit floating-point. However, 32-bit floating-point numerical resolution
is not suitable for all applications as it was observed in this work. Instead of using 64-bit arithmetics,
intermediate widths can be chosen. This work has shown the limits of 32-bit floating-point for HIL
simulations, and it has also provided a method to calculate the optimal width, taking into account the
accuracy and the performance of the HIL system. Results have proven that the addition of few bits can
dramatically improve the accuracy of the simulation but, once the numerical resolution is better than
the increments, it is unproductive to increase the width.
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Abstract: This study develops a robust DC-link voltage tracking controller with variable control
gain for permanent magnet synchronous generators. The first feature is to suggest an auto-tuning
algorithm to drive the control gain to update the closed-loop cut-off frequency. The second one
is to prove that the proposed controller incorporating auto-tuner and disturbance observer (DOB)
coerces the closed-loop system to achieve the desired voltage tracking behavior, exponentially,
with the steady-state rejection property. The control performance is demonstrated by emulating a
wind-turbine power system using the powerSIM (PSIM) software.
Keywords: PMSG; DC-link voltage control; variable control gain; disturbance observer
1. Introduction
Nowadays, owing to major advantages such as high power density and efficiency, the permanent
magnet synchronous machines (PMSMs) have rapidly replaced induction machines (IMs) for a wide
range of industrial applications, including wind power systems [1–7]. The elimination of rotor
excitation results in a considerable simplification of the machine structure and control algorithm.
PMSMs can be used as generators in various industrial applications, such as wind power systems
and electric vehicles, and these generators are called permanent magnet synchronous generators
(PMSGs). A PMSG connected to an external mechanical system acts as a power source with variable
magnitude and frequency. The three-phase inverter has to be controlled to convert the AC power
coming from a PMSG to the desired DC power, which can be viewed as an AC/DC conversion
system with a several power source. The previous control techniques for AC/DC converters can
be utilized for PMSG DC-link voltage control applications with a slight modification. Cascade-type
controllers are commonly adopted for regulating the DC-link voltage of AC/DC converters as they
provide better closed-loop performance than single-loop type controllers [8,9]. A cascade-type control
system has current and voltage regulators in the inner- and outer-loops, respectively. Conventionally,
both the inner- and outer-loops have been realized using the proportional-integral (PI) regulators with
well-tuned PI gains through trial-and-error procedures. Bode and Nyquist methods have also been
used to find a reasonable PI gain to achieve the desired specification given in the frequency domain,
for a specified operating point. To cover an operating region, these techniques must be repeatedly
applied for each operating point. The resulting PI gains need to be assigned to a closed-loop system
through an additional gain scheduling algorithm as in [10]. The feedback-linearization (FL) controller
was devised to overcome this drawback; it introduces a parameter-dependent additional feed-forward
compensator with PI gains [8,11,12]. The resulting closed-loop transfer function is obtained in
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the form of a first-order low-pass filter (LPF) with the desired cut-off frequency in the absence of
model-plant mismatches. The reduction in parameter dependence was accomplished through passivity
approaches [13–15], which inject a fixed damping effect to the closed-loop after shaping the desired
energy function using partial converter parameter information. The same advantages can be obtained
by using the adaptive [16] and sliding mode techniques [17]. There have been several attempts to
incorporate the disturbance observers (DOBs) into classical PI controllers [18,19] for a better transient
performance. A novel proportional-type controller embedding DOBs was suggested with a fixed
closed-loop cut-off frequency for PMSG output voltage control applications [20]. The predictive
techniques seek to achieve optimal control command for each control period by predicting the
future state variable behavior, where the discretized dynamical equation with converter parameter
values is used to predict the converter state [21,22]. The closed-loop performance driven by the
extant parameter-dependent controllers could be improved by embedding an additional parameter
identification mechanism as in [23–25] into the controller. Moreover, it is desirable to update the control
gain automatically for a desirable cut-off frequency leading to a better closed-loop performance during
transient periods.
This paper provides an auto-tuner-based robust DC-link voltage tracking controller for PMSGs
driven by external mechanical systems. The parameter and load variation problems are handled by
considering the perturbed dynamical model and adopting properly designed DOBs. The contributions
are twofold: (a) the introduction of a closed-loop cut-off frequency update mechanism by the use of the
variable control gain from the proposed auto-tuner (b) a rigorous closed-loop analysis for convergence
and performance recovery without steady-state errors in the absence of tracking error integrators.
Numerical verifications are conducted to demonstrate the effectiveness of the proposed controller by
simulating the DC power supply system driven by a PMSG with wind turbines. The powerSIM (PSIM)
software is used to emulate the wind power system, with the controller implemented using a dynamic
link library (DLL).
2. PMSG Dynamics in Rotating d-q Axis
The time-varying coordinate transformation aligned to the electrical speed of PMSGs leads to the
dynamical equations described in rotating d-q axis as [26]:
Ldq i̇dq(t) = −Rsidq(t) + p(idq(t))ωr(t) + u(t), (1)
Jω̇(t) = −Bω(t) + Tm(t)− Te(id(t), iq(t)), ∀t ≥ 0, (2)
where idq(t): =
[
id(t) iq(t)
]T
and u(t): =
[
ud(t) uq(t)
]T
represent the state and
control input vectors whose component correspond to the d-q axis current and terminal
voltages. The nonlinearity of p(idq(t))ωr(t) acts as a disturbance to the current dynamics
of (1) where p(idq(t)): =
[
Lqiq(t) −(Ldid(t) + λPM)
]T
and ωr(t): = Pω(t) with P being the
pole pair. In the mechanical dynamics of (2), the mechanical speed is represented as ω(t) in
rad/s, and external mechanical and electrical torques are denoted as Tm(t) and Te(t) where
Te(id(t), iq(t)): = 32 P
(
ΔLdqid(t)iq(t) + λPMiq(t)
)
, ∀t ≥ 0, with ΔLdq: = Ld − Lq. The electrical and
mechanical machine parameters are given as follows: the d-q inductance of Lx, x = d, q, stator resistance
of Rs, magnet flux of λPM, viscous damping of B, and rotor inertia of J.
Figure 1 depicts a DC power supply system driven by a PMSG with an external mechanical torque
where Pin(t), Pcap(t), and Pgrid(t) denote the input power, output capacitor power, and grid power,
respectively. These power signals are related as
Pcap(t) = Cvdc(t)
dvdc(t)
dt
= Pin(t)− Pgrid(t), ∀t ≥ 0. (3)
233
Electronics 2018, 7, 339
By combining the relationship of Pin(t) = PG(t)− Ploss,inv(t), ∀t ≥ 0, with the PMSG power of
PG(t) and inverter power loss of Pinv,loss(t), the equation of (3) gives
Cv̇dc(t) =
ω(t)
vdc(t)
Te(t)− Ploss,inv(t)vdc(t) − igrid(t), ∀t ≥ 0, (4)
with igrid(t) denoting the load current toward the grid.
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Figure 1. PMSG power system configuration.
For the system depicted in Figure 1, the d-q axis current of ix(t), x = d, q, and the DC-link voltage
of vdc(t) are treated as state-variables for feedback, and the d-q axis PMSG terminal voltage of ux(t),
x = d, q, correspond to the control input to be designed later. The system parameters of Lx, x = d, q,
λPM, C, inverter power loss of Ploss,inv(t), and load current of igrid(t) are assumed to be unknown
because they can be varied significantly depending on the operating conditions.
3. DC-Link Voltage Controller Design
The goal of this section is to develop a control algorithm such that
lim
t→∞ vdc(t) = v
∗
dc(t), (5)
exponentially, where the target trajectory of v∗dc(t) satisfies the LPF:
v̇∗dc(t) = ωvc(vdc,re f (t)− v∗dc(t)), ωvc > 0, ∀t ≥ 0, (6)
for a given reference signal of vdc,re f (t). This study investigates the tracking performance improvement
by modifying the LPF dynamics of (6) as
v̇∗dc(t) = ω̂vc(t)(vdc,re f (t)− v∗dc(t)), ∀t ≥ 0, (7)
where ω̂vc(t) denotes the time-varying cut-off frequency associated with the control gain to be
designed later. The time-varying LPF of (7) is called the target dynamics in this study. Section 3.1
presents a control algorithm with the classical cascade structure, and Section 3.2 analyzes the
closed-loop properties.
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3.1. Controller Design
This section develops the DC-link voltage-loop, including an auto-tuner, and the current-loop in a
separated manner. To this end, rewrite the DC-link voltage and current dynamics of (1) and (4) with
respect to the nominal parameter values of Lx,0, x = d, q, Rs,0, λPM,0, and C0 as
C0v̇dc(t) =
ω(t)
vdc(t)
Te,0(t) + dv(t)
=
ω(t)
vdc(t)
biq(t) +
ω(t)
vdc(t)
3
2
PΔLdq,0id(t)iq(t) + dv(t), (8)
Ldq,0 i̇dq(t) = −Rs,0idq(t) + p0(idq(t))ωr(t) + u(t) + d0(t), ∀t ≥ 0, (9)
where b: = 32 PλPM,0, Te,0(t): = Te(id(t), iq(t))
∣∣∣∣
Lx=Lx,0,λPM=λPM,0
,
p0(idq(t)): =
[
Lq,0iq(t) −(Ld,0id(t) + λPM,0)
]T
, and Ldq,0: = diag{Ld,0, Lq,0}, ∀t ≥ 0.
The disturbances of dv(t) and d0(t): =
[
dd,0(t) dq,0(t)
]T
represent the model-plant mismatches
and load variations.
3.1.1. DC-Link Voltage-Loop
This section handles the q-axis current reference of iq,re f (t) as a design variable. First, consider the
DC-link voltage dynamics of (8) as
C0v̇dc(t) =
ω(t)
vdc(t)
biq(t) +
ω(t)
vdc(t)
3
2
PΔLdq,0id(t)iq(t) + dv(t)
=
ω(t)
vdc(t)
biq,re f (t)− ω(t)vdc(t) bĩq(t) +
ω(t)
vdc(t)
3
2
ΔLdq,0id(t)iq(t) + dv(t), ∀t ≥ 0, (10)
with ĩq(t): = iq,re f (t)− iq(t), ∀t ≥ 0. Then, the q-axis current reference is proposed as
iq,re f (t) =
vdc(t)
bω(t)
(C0ω̂vc(t)ṽdc(t)− ω(t)vdc(t)
3
2
ΔLdq,0id(t)iq(t)− d̂v(t)), ∀t ≥ 0, (11)
where the DC-link voltage tracking error is defined as ṽdc(t): = vdc,re f (t)− vdc(t), ∀t ≥ 0, and the
variable control gain of ω̂vc(t) comes from the proposed auto-tuning mechanism:
˙̂ωvc(t) = γat(ṽ2dc(t) + ρatω̃vc(t)), γat > 0, ρat > 0 ∀t ≥ 0, (12)
with ω̃vc(t): = ωvc − ω̂vc(t), ω̂vc(0) = ωvc > 0, ∀t ≥ 0. The dynamical compensator of d̂v(t) is
updated as
żv(t) = −lvzv(t)− l2vC0vdc(t)− lvTe,0(t)
ω(t)
vdc(t)
, (13)
d̂v(t) = zv(t) + lvC0vdc(t), lv > 0, ∀t ≥ 0, (14)
235
Electronics 2018, 7, 339
with zv(t) being the state-variable, which is the DOB for the DC-link voltage loop. It is easy to see that
the proposed DC-link voltage loop controller produces the closed-loop dynamics by substituting (11)
in (10) as
v̇dc(t) = ω̂vc(t)ṽdc(t)− ω(t)C0vdc(t) bĩq(t) +
1
C0
d̃v(t)
= ωvcṽdc(t)− ω̃vc(t)ṽdc(t)− ω(t)C0vdc(t) bĩq(t) +
1
C0
d̃v(t), ∀t ≥ 0, (15)
with d̃v(t): = dv(t)− d̂v(t), ∀t ≥ 0.
Remark 1. Unlike [20], the voltage-loop controller of (11) feedbacks the tracking error with the time-varying
gain of C0ω̂vc(t) and the proposed auto-tuning mechanism of (12) updates the cut-off frequency of ω̂vc(t).
Moreover, the resulting closed-loop behavior is also analyzed in Section 3.2 in a different way. ♦
3.1.2. Current-Loop
Defining the current error of ĩdq(t): = idq,re f (t) − idq(t) with the current reference of
idq,re f (t): =
[
id,re f (t) iq,re f (t)
]T
, it follows from (9) that
Ldq,0
˙̃idq(t) = Ldq,0 i̇dq,re f (t)− Ldq,0i̇dq(t)
= Rs,0idq(t)− p0(idq(t))ωr(t)− u(t) + d(t), ∀t ≥ 0, (16)
with d(t): = Ldq,0 i̇dq,re f (t)− d0(t), ∀t ≥ 0. A controller is suggested to stabilize the error dynamics
of (16) as follows:
u(t) = Rs,0idq(t)− p0(idq(t))ωr(t) + d̂(t) + Ldq,0ωcc ĩdq(t), ωcc > 0, ∀t ≥ 0, (17)
with the dynamical compensator of d̂(t) updating as
ż(t) = −lz(t)− l2Ldq,0 ĩdq(t) + l(−Rs,0idq(t) + p0(idq(t))ωr(t) + u(t)), (18)
d̂(t) = z(t) + lLdq,0 ĩdq(t), l > 0, ∀t ≥ 0, (19)
using the state-variable of z(t), which is called the DOB for the current-loop. It is also easy to see
that the proposed controller of (17) produces closed-loop current error dynamics by combining (16)
and (17) as
˙̃idq(t) = −ωcc ĩdq(t) + L−1dq d̃(t), ∀t ≥ 0, (20)
with d̃(t): = d(t)− d̂(t), ∀t ≥ 0.
3.2. Closed-Loop Properties
This section presents the useful properties of the closed-loop system and shows that the
closed-loop system guarantees the control objective of (5) by analyzing the closed-loop system
behaviors. Firstly, Theorem 1 provides the convergence property.
Theorem 1. The closed-loop system controlled by the proposed control law of (11)–(14), (17)–(19) gives the
output voltage convergence property. i.e.,
lim
t→∞ vdc(t) = vdc,re f (t) (21)
as v̇dc,re f (t), ḋv(t) → 0 and ḋ(t) → 0, exponentially. ♦
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Proof. First, rewrite the DOBs for the DC-link voltage- and current-loops of (13), (14), (18), and (19) as
˙̂dv − lvC0v̇dc = −lv(d̂v − lvC0vdc)− l2vC0vdc − lvTe,0
ω
vdc
,
˙̂d − lLdq,0 ˙̃idq = −l(d̂ − lLdq,0ĩdq)− l2Ldq,0 ĩdq + l(−Rs,0idq + p0ωr + u), ∀t ≥ 0,
which gives their error dynamics (by (8) and (16)):
˙̃dv = −lvd̃v + ḋv, ˙̃d = −ld̃ + ḋ, ∀t ≥ 0. (22)
Defining the DC-link voltage error of ṽdc(t): = vdc,re f (t)− vdc(t), ∀t ≥ 0, it follows from (15) that
˙̃vdc = v̇dc,re f − v̇dc
= −ωvcṽdc + ω̃vcṽdc + ωC0vdc be
T
2 ĩdq −
1
C0
d̃v + v̇dc,re f , ∀t ≥ 0, (23)
with e2 :=
[
0 1
]T
. Then, the time-derivative along (12), (20), (22), and (23) of the positive definite
function defined as
V :=
1
2
ṽ2dc +
κ1
2
‖ĩdq‖2 + 12γat ω̃
2
vc +
κ2
2
d̃2v +
κ3
2
‖d̃‖2, κi > 0, i = 1, 2, 3, ∀t ≥ 0, (24)
is obtained as
V̇ = ṽdc ˙̃vdc + κ1 ĩ
T
dq
˙̃idq − 1γat ω̃vc
˙̂ωvc + κ2d̃v ˙̃dv + κ3d̃
T ˙̃d
= ṽdc(−ωvcṽdc + ω̃vcṽdc + ωC0vdc be
T
2 ĩdq −
1
C0
d̃v + v̇dc,re f )
+κ1 ĩ
T
dq(−ωcc ĩdq + L−1dq d̃)− ω̃vc(ṽ2dc + ρatω̃vc)
−κ2lvd̃2v + κ2ḋvd̃v − κ3l‖d̃‖2 + κ3ḋTd̃
= −ωvcṽ2dc − κ1ωcc‖ĩdq‖2 − ρatω̃2vc − κ2lvd̃2v − κ3l‖d̃‖2
+ṽdc
ω
C0vdc
beT2 ĩdq −
1
C0
ṽdcd̃v + κ1 ĩ
T
dqL
−1
dq d̃ + w
Ty, ∀t ≥ 0,
where w: =
[
v̇dc,re f κ2ḋv κ3ḋ
T
]T
and y: =
[
ṽdc d̃v d̃
T
]T
. Applying the Young’s inequality
of xTy ≤ ε2‖x‖2 + 12ε‖y‖2, ∀ε > 0, ∀x, y ∈ Rn to the indefinite terms of V̇, it holds that
V̇ ≤ −ωvc
3
ṽ2dc − (κ1ωcc −
ω2maxb2
4ωvcC20v
2
dc,min
− 1
2
)‖ĩdq‖2 − ρatω̃2vc
−(κ2lv − 14ωvcC20
)d̃2v − (κ3l −
κ21‖L−1dq ‖2
2
)‖d̃‖2 + wTy, ∀t ≥ 0,
with ωmax and vdc,min being the maximum and minimum values of ω and vdc, respectively, whose upper
bound can be obtained by the constants of κ1: = 1ωcc (
ω2maxb2
4ωvcC20 v
2
dc,min
+ 1), κ2: = 1lv (
1
4ωvcC20
+ 12 ),
and κ3: = 1l (
κ21‖L−1dq ‖2
2 +
1
2 ) as
V̇ ≤ −ωvc
3
ṽ2dc −
1
2
‖ĩdq‖2 − ρatω̃2vc −
1
2
d̃2v −
1
2
‖d̃‖2 + wTy
≤ −αV + wTy, ∀t ≥ 0, (25)
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with α: = min{ 2ωvc3 , 1κ1 , 2ρatγat, 1κ2 , 1κ3 }, which completes the proof.
Lemma 1 presents the boundedness property of the auto-tuning algorithm of (12), which simplifies
the proof of performance recovery property of Theorem 2.
Lemma 1. The variable cut-off frequency of ω̂vc(t) coming from the auto-tuner of (12) satisfies
ω̂vc(t) ≥ ωvc, ∀t ≥ 0. (26)
♦
Proof. The auto-tuner update rule of (12) is equivalent to the expression of
˙̂ωvc = −γatρatω̂vc + γatρatωvc + γatṽ2dc,
which indicates that (by integrating both sides)
ω̂vc = e−γatρattωvc +
∫ t
0
e−γatρat(t−τ)(γatρatωvc + γatṽ2dc)dτ
≥ e−γatρattωvc + γatρatωvce−γatρatt
∫ t
0
eγatρatτdτ
= ωvc, ∀t ≥ 0.
Theorem 2 asserts that the proposed controller establishes the control objective of (5), that is the
performance recovery property, using the result of Lemma 1.
Theorem 2. The closed-loop system controlled by the proposed control law of (11)–(14), (17)–(19) ensures the
performance recovery property. i.e.,
lim
t→∞ vdc(t) = v
∗
dc(t) (27)
as ḋv(t) → 0 and ḋ(t) → 0, exponentially. ♦
Proof. Using (7) and (15), the dynamics of the tracking error ṽ∗dc := v
∗
dc − vdc is obtained as
˙̃v∗dc = −ω̂vcṽ∗dc +
ω
C0vdc
beT2 ĩdq −
1
C0
d̃v, ∀t ≥ 0, (28)
with e2 =
[
0 1
]T
. The time-derivative along (20), (22), and (28) of the positive definite function
given by
V∗ := 1
2
(ṽ∗dc)
2 +
c1
2
‖ĩdq‖2 + c22 d̃
2
v +
c3
2
‖d̃‖2, ci > 0, i = 1, 2, 3, ∀t ≥ 0, (29)
is given by
V̇∗ = ṽ∗dc(−ω̂vcṽ∗dc +
ω
C0vdc
beT2 ĩdq −
1
C0
d̃v)
+c1 ĩ
T
dq(−ωcc ĩdq + L−1dq d̃)− c2lvd̃2v − c3l‖d̃‖2 + c2lvḋvd̃v + c3lḋ
T
d̃
= −ω̂vc(ṽ∗dc)2 − c1ωcc‖ĩdq‖2 − c2lvd̃2v − c3l‖d̃‖2
+ṽ∗dc
ω
C0vdc
beT2 ĩdq − ṽ∗dc
1
C0
d̃v + c1 ĩ
T
dqL
−1
dq d̃ + c2lvḋvd̃v + c3lḋ
T
d̃, ∀t ≥ 0.
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Applying the result of Lemma 1 and the Young’s inequality to the indefinite terms of V̇∗, it holds that
V̇∗ ≤ −ωvc
3
(ṽ∗dc)
2 − (c1ωcc − ω
2
maxb2
4ωvcC20v
2
dc,min
− 1
2
)‖ĩdq‖2
−(c2lv − 34ωvcC20
)d̃2v − (c3l −
c21‖L−1dq ‖2
2
)‖d̃‖2 + c2lvḋvd̃v + c3lḋTd̃, ∀t ≥ 0,
whose upper bound can be obtained by the constants of c1: = 1ωcc (
ω2maxb2
4ωvcC20 v
2
dc,min
+ 1), c2: = 1lv (
1
4ωvcC20
+ 12 ),
and c3: = 1l (
c21‖L−1dq ‖2
2 +
1
2 ) as
V̇∗ ≤ −ωvc
3
(ṽ∗dc)
2 − 1
2
‖ĩdq‖2 − 12 d̃
2
v −
1
2
‖d̃‖2 + c2lvḋvd̃v + c3lḋTd̃
≤ −α∗V∗ + c2lvḋvd̃v + c3lḋTd̃, ∀t ≥ 0, (30)
with α∗: = min{ 2ωvc3 , 1c1 , 1c2 , 1c3 }, which completes the proof.
It is not obvious for the proposed controller to ensure the offset-free property in actual
implementations due to the absence of integral actions of tracking errors in the controller law of (17)
and (11). Theorem 3 addresses this issue.
Theorem 3. The control system controlled by the proposed control law of (11)–(14), (17)–(19) establishes the
tracking objective of (5) without offset-errors. i.e.,
vdc(∞) = vdc,re f (∞), (31)
where limt→∞vdc(t) = vdc(∞) and limt→∞ vdc,re f (t) = vdc,re f (∞). ♦
Proof. The closed-loop dynamics of (15), (20), and (22) give the steady-state equations as
0 = ω̂vc(∞)ṽdc(∞)− ω(∞)C0vdc(∞) be
T
2 ĩdq(∞) +
1
C0
d̃v(∞), (32)
0 = −ωcc ĩdq(∞) + L−1dq d̃(∞), (33)
0 = d̃v(∞), 0 = d̃(∞). (34)
The equation of (33) implies ĩdq(∞) = 0 from the equation of (34), which shows that ṽdc(∞) = 0
by the combination of (32) and (34). Therefore, the proposed controller removes the offset errors as
long as the closed-loop system reaches a steady-state.
4. Simulations
In this section, numerical verifications were carried out to demonstrate the effectiveness of the
proposed scheme, and the FL controller is used for comparison. A wind power system driven by
a PMSG was emulated by using the function blocks provided in the PSIM software. The control
algorithms were built by C-language, which results in the DLL block. The control output signals
of ux(t), x = d, q, were synthesized using the three-phase inverter with the pulse-wide modulation
(PWM). The control and PWM periods were selected as 0.1 ms. The system parameters were chosen as
Rs = 0.099 Ω, Lx = 4.07 mH, x = d, q, λPM = 0.3166 Wb, P = 40,
J = 0.02 kgm2, B = 0.000425 Nm/rad/s, C = 2350 μF, (35)
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and the control algorithms were constructed using the nominal system parameters:
Rs,0 = 0.7Rs, Lx,0 = 1.5Lx, λPM,0 = 1.2λPM, C0 = 0.6C, x = d, q, (36)
instead of the use of true system parameters to consider the model-plant mismatches. The wind turbine
parameters were set as follows; nominal output power: 15 kW, inertia: 1.5× 10−3 kgm2, base rotational
speed: 55 rpm, and initial rotational speed: 15 rpm. The wind pattern was emulated using the wind
model based-on Weibull distribution [27]. The structure of the implemented wind power system is
shown in Figure 2.
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Figure 2. Closed-loop system implementation.
The control law of FL method is described as
ud(t) = Ld,0ωccĩd(t) + Rs,0ωcc
∫ t
0
ĩd(τ)dτ − Lq,0ωr(t)iq(t), (37)
uq(t) = Lq,0ωccĩq(t) + Rs,0ωcc
∫ t
0
ĩq(τ)dτ + Ld,0ωr(t)id(t)
+λPM,0ωr(t), ∀t ≥ 0, (38)
with
iq,re f (t) =
vdc(t)
bω(t)
(
2C0ωvcṽdc(t) + C0ω2vc
∫ t
0
ṽdc(τ)dτ
)
, ∀t ≥ 0, (39)
where ṽdc(t) = vdc,re f (t)− vdc(t), ∀t ≥ 0, which gives the closed-loop transfer functions for the voltage-
and current-loops:
Ix(s)
Ix,re f (s)
=
L{ix(t)}
L{ix,re f (t)} =
ωcc
s + ωcc
, x = d, q,
Vdc(s)
Vdc,re f (s)
=
L{vdc(t)}
L{vdc,re f (t)} =
ωvc
s + ωvc
,
approximately, via pole-zero cancellation in the absence of model-plant mismatches, where L(·)
denotes the Laplace transform operator. The design parameters commonly used for the two controllers
were set to fcc = 200 Hz and fvc = 4 Hz for ωcc = 2π fcc = 1256 rad/s and ωvc = 2π fvc = 25.1 rad/s.
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The proposed controller was tuned as lv = l = 50, γat = 0.05, and ρat = 15/γat. Note that the d-axis
current reference was set to zero for simplicity.
The first verification was carried out to demonstrate the robustness improvement for several
loads under the voltage tracking control mode. The DC-link voltage reference was given in the form of
a pulse from 300 V to 500 V, and the closed-loop tracking behavior changes were observed for three
resistive loads, RL = 30, 60, 120 Ω. Figure 3 shows the comparison results of the DC-link voltage
response, which implies that the proposed controller effectively improves the closed-loop robustness
by preventing closed-loop performance variation in spite of load changes. From Figure 4, it can be seen
that the proposed controller drives the q-axis current more rapidly than the FL controller, resulting in
better closed-loop robustness. The corresponding cut-off frequency and DOB behaviors are presented
in Figure 5, and Figure 6 shows the wind velocity pattern from the Weibull distribution.
Proposed Controller< >
500 [V]
( ): @ 30dc Lv R = Ω
( ): @ 60dc Lv R = Ω
( ): @ 120dc Lv R = Ω
300 [V]
( ): @ 30dc Lv R = Ω
( ): @ 60dc Lv R = Ω
( ): @ 120dc Lv R = Ω
FL Controller< >
500 [V]
300 [V]
Figure 3. DC-link voltage tracking behavior changes for three loads, RL = 30, 60, 120 Ω.
Proposed Controller< >
( ): @ 30q Li R = Ω
( ): @ 60q Li R = Ω
( ): @ 120q Li R = Ω
FL Controller< >
( ): @ 30q Li R = Ω
( ): @ 60q Li R = Ω
( ): @ 120q Li R = Ω
Figure 4. q-axis current response comparison result under DC-link voltage tracking control mode.
241
Electronics 2018, 7, 339
: vcω
25.13 [rad/s]
: dd
: qd
: vd
47.5 [rad/s]
Cut-Off Freq. Behavior< > DOB Behavior< >
Figure 5. Cut-off frequency and DOB responses of proposed controller under DC-link voltage tracking
control mode.
Wind Velocity Pattern (m/s)
Figure 6. Wind velocity pattern from Weibull distribution.
The second verification was carried out to observe the closed-loop robustness under the voltage
regulation mode with several sudden load change scenarios. The DC-link voltage reference was fixed
to 300 V, and the closed-loop regulation behavior changes were observed for three resistive load change
scenarios: (a) restoring the resistive load after increasing it from RL = 60 Ω to RL = 24 Ω; (b) restoring
the resistive load after increasing it from RL = 120 Ω to RL = 30 Ω; and (c) restoring the resistive
load after increasing it from RL = 30 Ω to RL = 17 Ω. Figure 7, which shows the comparison result
of the closed-loop DC-link voltage response, indicates that the closed-loop robustness improvement
is achieved by the proposed technique, as it decreases the overshoots/undershoots considerably.
The corresponding q-axis current response is given in Figure 8, which indicates that the proposed
controller leads to a rapid current dynamics for a better DC-link voltage regulation performance.
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Proposed Controller< >
300 [V]
( ): @ 60 24 60dc Lv R = Ω → Ω → Ω
( ): @ 120 30 120dc Lv R = Ω → Ω → Ω
( ): @ 30 17 30dc Lv R = Ω → Ω → Ω
FL Controller< >
Figure 7. DC-link voltage regulation behavior changes under three resistive load change scenarios:
(a) RL = 60 Ω → 24 Ω → 60 Ω; (b) RL = 120 Ω → 30 Ω → 120 Ω; and (c) RL = 30 Ω → 17 Ω → 30 Ω.
Proposed Controller< >
( ): @ 60 24 60q Li R = Ω → Ω → Ω
( ): @ 120 30 120q Li R = Ω → Ω → Ω
( ): @ 30 17 30q Li R = Ω → Ω → Ω
FL Controller< >
Figure 8. q-axis current response comparison under DC-link voltage regulation mode.
The third verification shows the output voltage tracking performance improvement at the resistive
load RL = 60 Ω, compared with a recent DOB-based technique introduced in [20], which is given by
ud(t) = Rs,0id(t)− Lq,0ωr(t)iq(t) + Ld,0λccĩd(t) + d̂d(t), (40)
uq(t) = Rs,0iq(t) + Ld,0ωr(t)id(t) + λPM,0ωr(t) +
Lq,0ω(t)
C0vdc(t)
bṽ∗dc
+Lq,0λccĩq(t) + d̂q(t), λcc > 0, ∀t ≥ 0, (41)
with the DOBs of
d̂x(t) = ζx(t) + lxLx,0 ĩx(t), x = d, q,
ζ̇d(t) = −ldζd(t)− l2d Ld,0 ĩd(t) + ld
(
− Rs,0id(t) + Lq,0ωr(t)iq(t) + ud(t)
)
, ld > 0, (42)
ζ̇q(t) = −lqζq(t)− l2q Lq,0 ĩq(t)
+lq
(
− Rs,0iq(t)− Ld,0ωr(t)id(t)− λPM,0ωr(t) + uq(t)
)
, lq > 0, ∀t ≥ 0. (43)
The corresponding q-axis current reference is updated as
iq,re f (t) =
vdc(t)
bω(t)
(
C0λvcṽ∗dc(t)−
ω(t)
vdc(t)
3
2
PΔLdq,0id(t)iq(t) + d̂v(t)
)
, λvc > 0, ∀t ≥ 0, (44)
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along with the output voltage tracking error of ṽ∗dc(t) = v
∗
dc(t)− vdc(t) where the desired trajectory of
v∗dc(t) comes from
v̇∗dc(t) = ωvc
(
vdc,re f (t)− v∗dc(t)
)
, ∀t ≥ 0, (45)
and the DOB for (44) is given by
d̂v(t) = ζv(t) + lvC0ṽ∗dc(t),
ζ̇v(t) = −lvζv(t)− l2vC0ṽ∗dc(t) + lv
ω(t)
vdc(t)
(
biq(t) +
3
2
PΔLdq,0id(t)iq(t)
)
, lv > 0, ∀t ≥ 0.
The cut-off frequency of ωvc in (45) was set to the same as the initial cut-off frequency of
proposed auto-tuning algorithm. The rest of design parameters were adjusted as λvc = 125.6,
λcc = 1256, lv = ld = lq = 314. This stage used the three-kinds of sinusoidal reference signals given
as vdc,re f (t) = 500 + 100 sin(2π f t) with f = 3, 6, 12 Hz. Figure 9 shows the tracking performance
comparison results, which clearly observes a frequency response performance improvement thanks to
the proposed auto-tuning algorithm.
( ):  Proposed Controllerdcv
( ),: @3Hzdc refv
( ):  DOB-based Controllerdcv
( ):  Proposed Controllerdcv
( ),: @6Hzdc refv
( ):  DOB-based Controllerdcv
( ):  Proposed Controllerdcv
( ),: @12Hzdc refv
( ):  DOB-based Controllerdcv
Figure 9. DC-link voltage tracking performance comparison under sinusoidal reference signals at
resistive load RL = 60 Ω.
In the last verification, the efficacy of the proposed auto-tuner was investigated under the DC-link
voltage tracking control mode with a pulse reference from 300 V to 500 V and a resistive load of
RL = 60 Ω. The initial cut-off frequency was decreased to fvc = 2 Hz for ωcc = 2π fvc = 12.56 rad/s
to demonstrate the effectiveness of the proposed auto-tuner clearly. The resulting DC-link voltage
tracking behavior changes are shown in Figure 10, including the variable cut-off frequency dynamics
from the auto-tuner. This shows that the proposed auto-tuner effectively boosts the closed-loop
tracking performance during transient periods.
Increasing as 0, 0.02, 0.05
(@ 60 )
at
LR
γ
= Ω
500 [V]
:  with 0.05dc atv γ = 300 [V]
:  with 0.02dc atv γ =
:  with 0dc atv γ =
:  with 0.05vc atω γ =
:  with 0.02vc atω γ =
:  with 0vc atω γ =
Figure 10. DC-link voltage tracking performance improvement tendency as increasing γat = 0, 0.02, 0.05.
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From these numerical data, it is seen that the useful closed-loop properties that were proven
in Section 3.2 result in practical advantages compared with the FL controller, which depends on the
true system parameters. Thus, the proposed controller can be considered as a promising solution for
several industrial applications.
5. Conclusions
This study offers a novel DC-link voltage tracking control algorithm with convincing numerical
data from realistic simulations. The proposed controller automatically updates the cut-off frequency
using the embedded auto-tuning algorithm. Rigorous closed-loop analysis was also presented for the
performance recovery and convergence properties. The closed-loop performance improvement was
confirmed by simulating a wind power system controlled by the proposed controller. A guideline
for systematic and optimal design parameter determination will be provided in a future study with
experimental data.
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Abstract: Dual three-phase (DTP) permanent magnet synchronous motors (PMSMs) are specialized
machines which are commonly used for high power density applications. These machines
offer the merits of high efficiency, high torque density, and superior supervisor fault tolerant
capability compared to conventional three-phase AC-machines. However, the electrical structure of
such machines is very complicated, and as such, control becomes challenging. In conventional
vector controlled DTP-PMSMs drives, the components of the dq-subspace are associated with
electromechanical energy conversion, and two currents, i.e., Id and Iq belonging to this subspace,
are used in feedback-loops for control. Such orthodox control methods can cause some anomalies
e.g., the voltage source inverter’s (VSI) dead time effect and other nonlinear factors, and can induce
large harmonics. These glitches can be greatly alleviated by the introduction of the two-extra
current loops to directly control the currents in Z1Z2-subspace in order to suppress the insertion of
harmonics. In this paper, two approaches—one with two-current loops and other with four-current
loops—for vector controlled DTP-PMSMs are investigated with the aid of different MATLAB-based
simulations. Furthermore, in the paper, the influence of additional current loops is quantified using
simulation-based results.
Keywords: current control loops; dual three-phase (DTP) permanent magnet synchronous motors
(PMSMs); space vector pulse width modulation (SVPWM); vector control; voltage source inverter
1. Introduction
In recent years, governments across the globe have raised the issues of climate changes due to
the emission of harmful gases into the atmosphere [1]. The foremost source of these emissions is
automobiles, which are running mainly on hydrocarbon fuels. Owing to this fact, the greener aspects
of automobiles have increasingly received the attention of governments and the commercial sector.
All these aspects have led, in recent times, to important technological advancements in the field of
hybrid-electric road vehicles, electric ship propulsion, more electric aircraft, and electric locomotive
traction [2,3]. By and large, all transport-related applications necessitate high power density motors,
where these motors are principally used as a means of propulsion. Conventional drives systems, which
utilize three-phase AC-machinery, are not inevitably the appropriate solution for such applications;
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due to high power density, dual-three phase PMSMs are used for these purposes [4,5]. Moving
forward, these days, AC-machines are fed by inverters, which practically decouple the machine from
the mains; thereby, the number phase then cannot be reserved to three phases anymore. Certainly,
electrical machines with more than three phases are named multiphase machines, and possess several
advantages over three-phase AC-machines. Some of these are discussed in [2,3] and [6–9], and are
briefly reiterated below.
For multi-phase AC-machines, power can be separated into more than three phases, which leads
to a reduction in switching current stress. Therefore, the rating requirements of power semiconductor
devices can be reduced to a great extent. Thus, the cost of machine drives will be reduced. It must
be noted not only that high rating power semiconductor devices are expensive, but also, that they
are sometimes not easy to access. Other potential advantages of DTP AC-machines over typical
three-phase AC-machines include superior fault tolerance capability, reduced torque pulsations, and
improved reliability etc.
Two different topologies of DTP-PMSMs, i.e., symmetric and asymmetric, have frequently been
discussed in the literature. A DTP-PMSM utilizes a pair of three-phase windings shifted by 30 degrees
and 60 degrees is termed as asymmetric and symmetric winding configurations respectively [10]; both
formations are illustrated in Figure 1. The difference between symmetric and asymmetric winding
configurations is explained in [11]. Since asymmetric winding arrangements for DTP-PMSMs possess
low iron losses and low torque ripple, they have widely been used by researchers. Therefore, for this
study, asymmetric winding configuration is considered. Furthermore, there are two circuit topologies
which can be used for inverter-fed DTP-PMSMs: one with a single natural (where all six-phases of the
machine connected to a single natural point), and another with two isolated natural (where two sets of
windings i.e., ACE and BDF are connected separately with two naturals, ACE and BDF represents the
six-phases of machine), as depicted in Figure 2.
Figure 1. This figure represents the Winding configuration dual three-phase (DTP) AC-machines:
(a) Asymmetric configuration; (b) Symmetric configuration.
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Figure 2. This figure symbolizes the winding configurations of inverter fed DTP-PMSM (permanent
magnet synchronous motor): (a) Double neutral topology; (b) Single neutral topology.
Theoretical and implementation aspects of both these approaches have been comprehensively
explained in [10]. Double natural topology is used for the simulation analyses in this work. Although
DTP AC-machines offer several advantages over conventional three-phase AC-machines, their
complicated electrical structures can be considered as one of the disadvantages. For VSI-fed DTP
drive systems, in practice, six independent currents flow to the machine, which can be viewed
as six-dimensional electromechanical structures. Therefore, developing any control structure in
the original nature frame for DTP AC-machine is almost impossible. In practice, the control
topologies for DTP AC-machines are usually developed in two-dimensional, stationary αβ-frames
or two-dimensional, rotating dq-frames instead of reference. Comprehensive details concerning
transformations are given in the following section. It is important to mention at this stage that once the
machine parameters are altered to an αβ-frame (orthogonal in nature), these parameters are separated
into three different subspaces.
These are named the αβ, Z1Z2, and O1O2 subspaces. Among these, only the components linked
with αβ-subspaces contribute to electromechanical energy transfiguration, whereas components of the
remaining two subspaces can induce large harmonics into machine currents. In conventional vector
control for DTP-PMSMs, two currents associated with the αβ-subspace (i.e., Iα and Iβ) are used in
feedback loops. But, the inverter dead time effect and other nonlinear factors (e.g., magnetic saturation)
can give rise to currents in the Z1Z2 subspace of the machine, resulting in poor harmonics of the
phase currents.
In recent investigations by different researchers, a method to suppress the harmonic inclusion
implicates the direct control of current in Z1Z2 subspace. For that purpose, two additional current
loops for IZ1 and IZ2 are introduced for control [12]. Two approaches of vector control for DTP-PMSMs,
one with conventional two current loops and other with unorthodox four current loops, will be the
focus of this paper. At first stage, a simulation-based analysis was conducted for both approaches.
In the later stages of this paper, brief compression will be done to understand the effectiveness of
extra loops and their practical implications for vector control of DTP-PMSMs. Moreover, in [12], an
FFT-based (FFT stands for Fast Fourier Transform) analysis current was ignored, which helped us
to quantify the influence of additional current loops. In this paper, once the results for both control
approaches were obtained, FFT-based analyses were carried out, so that the influence of additional
current loops for the purpose of control could be quantified.
The different sections of this paper are organized as follows: Section 2 deals with the theory
of space vector decomposition and analytical model of DTP-PMSMs. In Section 3, the theory and
implementation of two and four current-loops for vector control are discussed with a brief theoretical
background of DTP-SVPWM (space vector pulse width modulation). Comparative analysis of
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performance for both approaches with the help of simulation-based results are the subject of Section 4;
Section 5 concludes this paper.
2. Space Vector Decomposition and Machine Model
2.1. Space Vector Decomposition
In VSI feed DTP-PMSM, six independent currents can flow into the machine. Owing to this
fact, six-phase AC-machines can be viewed as a six-dimensional plane. Consequently, modelling and
control of such machines in their original reference frame become a little more complicated. These
challenges were greatly alleviated by the introduction of space vector decomposition theory [10].
According to this concept, six-dimensional machine parameters can be transformed into a stationary
frame (αβ-frame) which is orthogonal in nature. This transformation procedure chose six vectors from
the original nature frame and formed a new basis for six-dimensional space. This transformation can
be accomplished by Equation (1).
T6S/2S =
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(1)
Once machine parameters have been transformed into the orthogonal frame, they can then be
alienated in three subspaces which are referred to as the αβ, Z1Z2, and O1O2 subspaces. Moreover, it is
important to mention that the terms linked with αβ-subspace are responsible for electromechanical
conversion, while those associated with other subspaces can give rise to harmonics and can cause
losses. The transformation matrix retains the following properties: [10]
• Fundamental machine constituents and harmonics of order k = 12m ± 1 where (m = 1, 2, 3......)
are mapped on the αβ-plane.
• Harmonic components with order k = 6m ± 1 where (m = 1, 3, 5......) are mapped into
Z1Z2-subspace or on Z1Z2-plane.
• Harmonic components with order k = 3m where (m = 1, 3, 5......) are mapped into O1O2-subspace
or on O1O2-plane. The harmonics components mapped into this plane are considered as
non-electromechanical energy conversion components and form the zero-sequence components.
2.2. Machine Model in Stationary Frame
Since the fundamental machine model in the original reference frame is beyond the scope of this
paper, it is purposely omitted. Only the machine model in the stationary frame is reported, which is
pivotal for developing the vector control of six-phase AC-machines. A set of equations which are used
to express the machine model are presented below [6–8,13]:
uα = Rsiα + Lα(diα/dt) + Lαβ
(
diβ/dt
)
+ keωe cos θ (2)
uβ = Rsiβ + Lβ
(
diβ/dt
)
+ Lαβ(diα/dt) + keωe sin θ (3)
uz1 = Rsiz1 + Lz1(diz1/dt) + Lz1z2(diz2/dt) (4)
uz2 = Rsiz2 + Lz2(diz2/dt) + Lz1z2(diz1/dt) (5)
uo1 = Rsio1 + Lo1(dio1/dt) (6)
uo2 = Rsio2 + Lo2(dio2/dt) (7)
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Te = 3P +
[
ψαiβ − ψβiα
]
(8)
The specifics of coefficients attached to the above equations are as follows:[
uα uβ
]T
,
[
uz1 iz2
]T
and
[
uo1 uo2
]T
are voltage vectors, likewise
[
iα iβ
]T
,
[
iz1 iz2
]T
and
[
io1 io2
]T
are the currents vectors in the αβ, Z1Z2, and O1O2 subspaces respectively; Rs is the
stator resistance. Other variables include Lα, Lβ, Lz1, Lz2, Lo1, and Lo2, the self-inductance in different
subspaces; Lαβ, Lz1z2 and Lo1o2 are the mutual inductance in different subspaces. Moving forward, “P”
represents the number of pole pairs and “ψ” represents the flux linkages in the αβ-subspace. It must be
observed that the machine model utilized for this project involves stator windings with two isolated
neutrals and fed by VSI. Consequently, the vectors of O1O2-subspace are mapped at the origin. As a
result, no current flows in the O1O2-subspace, and so the fundamental machine model can be broken
down into two sets of decoupled equations which are associated with the αβ and Z1Z2 subspaces.
Based on these aspects, it can be concluded that torque and flux components involve only αβ-subspace
components, which makes the controlling of DTP machines similar to common three-phase machines.
Theoretical explanations of vector control for three-phase motors can be found in [14,15].
3. Vector Control of Dual-Three Phase PMSMs
To understand the vector control for DTP-PMSMs, it is obligatory to explain the space vector pulse
width modulation (SVPWM). In this section of the paper, a modulation scheme for a DTP-SVPWM
is comprehensively explained. In a conventional, two-level dual three-phase inverter as shown in
Figure 2a, the machine is fed with 26 = 64 inverter voltage vectors; out of those, 60 vectors are active,
and 4 vectors, i.e., 0, 21, 42 and 63, are inactive, and are mapped at the origin. These voltage vectors are
projected onto the αβ- and Z1Z2-planex; the mapping of voltage vectors on the αβ-plane is described
in Figure 3.
 
(a)                                            (b)    
Figure 3. Projection of voltage vectors: (a) On αβ-plane; (b) On Z1Z2-plane.
Moreover, it must be observed that inverter voltage vectors have different lengths, and the
combination of these voltage vectors can be utilized in different modulation schemes. One essential
feature for the realization of the modulation scheme is the calculation of vector projections, which
are used to determine the dwell time of vectors. The procedure to estimate these projections is
highlighted below.
Each vector (shown in Figure 3) is represented by a decimal number, which is converted to a
binary number. The most significant bit (MSB) represents the ON or OFF state of IGBT’s associated
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with phase A; likewise, the second MSB represents phase B and so on. “1’s” indicate that the upper
IGBTs associated with any of the phases are ON, and “0’s” indicate that lower IGBTs associated with
either phase are ON.
Based on these switching states, the line-to-line voltages against any of the vectors can easily
be determined. The line-to-line voltages are then required to be converted into phase voltages using
a transformation matrix. Double natural topology for the inverter is used for this project, and the
transformation matrix to transform line voltages into phase voltages for this scheme is explained
in [10], and reproduced below.⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
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Space Vector PWM Control Strategy
When a machine’s parameters are transferred to orthogonal frame current, voltages vectors in the
αβ-subspace will participate in electromechanical energy conversion, as pointed out earlier. So, the
objective of PWM control is to synthesize the voltage vectors to fulfil the torque control requirements
for the machine while keeping the average volt-sec balance to zero in the other two subspaces.
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The space vector topology used for this project was based on the double neutral arrangement,
which is explained in the former portion of the paper. It is worthy to note that when stator winding is
connected with double neutrals, the projection of vectors on the O1O2-planes is zero. That’s why space
vector PWM is performed only on αβ and Z1Z2-planes. The DTP-SVPWM scheme is implemented
using Equation (10); for details, see [10]. In Equation (10), Vkx is the projection of kth voltage vector on
the α-axis on the voltage vector plane in particular subspaces i.e., αβ and Z1Z2, Tk is the dwell time of
active vectors, k = 1, 2, 3, 4., and u∗α and u∗β are reference voltages in αβ-subspace.
The modulation arrangement is described as, in each PWM cycle set of four active voltage vectors
must be chosen to ensure that Equation (10) has a unique and positive result. There are many methods
to select and place these vectors; in this study, four adjacent voltage vectors are chosen, and have
a maximum length in αβ-plane. Suppose that the reference voltage vector resides in sector III as
displayed in Figure 4, in this sector, four active vectors, 48, 56, 60, and 28, are used for modulation
purposes; these vectors are colored red. It must be observed that together with the four active vectors,
two inactive 0 and 63 vectors are also placed in each switching cycle. In this way, six vectors are used
for modulation purposes in each PMW cycle. The PWM waveform for a few sectors is exemplified in
Figure 5 to clarify the placement of the active and inactive vectors in each switching cycle.
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(a)       (b) 
Figure 4. Projection of vectors used for modulation. (a) On αβ-plane and (b) On Z1Z2-plane.
 
              (a)        (b)        (c) 
Figure 5. PWM waveforms for all phases: (a) Sector I; (b) Sector II and (c) Sector III.
4. The Result of Vector Control for DTP-PMSMs
4.1. Two-Loops Current Control of DTP-PMSMs
In usual practice, vector control for DTP-PMSMs is developed and simulated in a two-dimensional
stationary (or αβ) frame or two dimensional rotating (or dq) frame, instead of in a nature reference;
for particulars see [10]. As discussed earlier, once the machine parameters are transferred to a two
dimensional static or rotating frame, only the components of αβ-subspace or dq-subspace participate
in electromechanical energy conversion. So, for typical vector control of DTP-PMSMs, the currents of
dq-subspace i.e., Id and Iq are used in a feedback loop for good dynamic performance of the machine.
The conversion process of parameters from the αβ to dq frame is elaborated in [10].
The schematic diagram for typical vector control with two axes current control is shown in
Figure 6. The simulation model was developed based on the block diagram shown in Figure 6, and
with consideration of the machine parameters, as discussed in the paper [14], and reproduced in
Appendix A, to investigate the performance of the machine under different working conditions. In the
first simulation-based experiment, two currents were used in feedback loops under the following
conditions: a machine was tested at a rated speed and full load. In this sense, different results were
obtained to understand and evaluate the dynamic performance of the machine. In Figure 7, the load
currents are shown. In this result, transients at 0.1 s can be observed; the details are as follows. Before
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reaching to this point, the machine was running at no load. At 0.1 s, a rated load of 16 Nm was applied
to the machine, and it started consuming its rated current. In Figure 8 phase currents of winding set
ACE are represented. Some supporting results include electromechanical torque and speed, which
are portrayed in Figures 9 and 10 respectively. It must be observed that these results were obtained
at a rated speed of i.e., 3000 r/min. Moreover, these phase currents elucidated in the Figure 10 were
obtained after the application of load and zooming between 0.15 s to 0.2 s.
Figure 6. Block diagram of vector control with two-axis current control.
Figure 7. Load current; (1) Iq and (2) Id (measured in amperes).
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(a) 
(b) 
(c) 
Figure 8. Phase currents of winding set ACE; (a) Phase current “A” measured in amperes; (b) Phase
current “C” measured in amperes and (c) Phase current E measured in amperes.
 
Figure 9. Electromechanical torque.
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Figure 10. Speed (measured in r/min).
4.2. Four-Loops Current Control of DTP-PMSMs
In two current loop, vector-controlled DTP-PMSMs, the problems associated with harmonics is
encountered indirectly by ensuring that the average current of Z1Z2-subspace is zero. But due to the
inverter’s or the machine’s asymmetry, this problem cannot be fully eradicated, and certainly can
cause a large harmonic current to flow through the machine; it could be the cause of increased losses
as well [12]. Some of the problems due to Z1Z2-subspace are briefly discussed in [16].
In recent years different authors have proposed different approaches to mitigate these challenges.
One such solutions introducing two extra current loops is reported in [12]. These extra current loops
are introduced for the currents of Z1Z2-subspace, i.e., IZ1 and IZ2 are put into the closed feedback
loops and controlled by the conventional PI controllers. The control diagram for four loops control is
described in Figure 11. Based on the arrangement depicted in Figure 11, a Matlab-based simulation
was built, and four loop control was verified. Similar parameters (as discussed for two-loops) under
the influence of four loop current control were used, and the results are highlighted in this section of
the paper. Figure 12 represents the load currents; it can be observed from the result that Id was set to
zero, and also, at 0.1 s, rated torque was applied to the machine and it started taking the rated current.
Some supporting results include the electromechanical torque and speed represented by Figures 13
and 14 respectively. Likewise, in Figure 15, the phase currents of winding set ACE were obtained. It
must also be observed that these results are obtained at full load and rated speed.
Figure 11. Block diagram of vector control with four-axis current control.
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Figure 12. Load current (1) Iq and (2) Id.
 
Figure 13. Electromechanical torque.
Figure 14. Speed (measured in r/min).
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(a) 
 
(b) 
 
(c) 
Figure 15. Phase currents of winding set ACE; (a) Phase current “A” measured in amperes; (b) Phase
current “C” measured in amperes and (c) Phase current E measured in amperes.
Finally, an FFT analysis of phase current A was conducted under the influence of two and four
current loops, to observe the harmonics performance of machine. The FFT analysis of phase current A
is depicted in Figure 16.
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(a) (b) 
Figure 16. FFT Analysis of phase current A: (a) with two loops current control (b) with four loops
current control.
5. Conclusions
Conventional two current loops vector control and recently-developed four current loops vector
control for DTP-PMSMs are discussed in this paper. The theoretical and implementation aspects of
both approaches were elaborated in comprehensive detail. Different results for both control structures
at the rated speeds of the machines were obtained to assess the accuracy of the control algorithms.
The following points conclusions on the simulation analysis of both control methodologies can be
made: In conventional, two-current control loops methods, the modulation scheme is adopted in
such a way that the average volt/sec balance in each PWM cycle remains zero on the Z1Z2 and
O1O2 subspaces. However, the Z1Z2-subspace of the machine contains stator resistance and leakage
inductance, for to this reason, low-level voltage harmonics can be induced to the machine, and as a
result, high-level of harmonics can be induced in the phase currents. Therefore, instead of controlling
the currents indirectly for the Z1Z2-subspace by making sure the volt/sec balance equal to zero, an
additional two loops were added so that direct control of currents in Z1Z2-subspaces can be achieved.
The additional two-current loops for Z1Z2-subspaces of machines can be used to reduce the level
of harmonics in the phase currents. Harmonics analyses of both approaches were presented in the
results, which indicated that the addition of two extra currents loops can improve the harmonics in
phase currents. The inclusion of additional current loops also improves torque ripple, but will have no
influence on the average value of torque. In terms of hardware implementation, four current loops
have some drawbacks as well. The addition of two extra loops can increase the overall cost of the
prototype. Moreover, extra loops also complicate the overall hardware structure.
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Appendix A
Table A1. DTP-PMSM Specifications.
Parameter Value
Power Rating 5 kW
Speed Rating 3000 r/min
Torque Rating 16 Nm
Pole Pairs 5
Stator Resistance 0.0495 Ω
Ld, Lq 2.4633 mH, 2.4733mH
Leakage Inductance 1.5207 mH
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Abstract: This paper presents sliding mode control of sensor-less parallel-connected two five-phase
permanent magnet synchronous machines (PMSMs) fed by a single five-leg inverter. For both
machines, the rotor speeds and rotor positions as well as load torques are estimated by using
Extended Kalman Filter (EKF) scheme. Fully decoupled control of both machines is possible via
an appropriate phase transposition while connecting the stator windings parallel and employing
proposed speed sensor-less method. In the resulting parallel-connected two-machine drive, the
independent control of each machine in the group is achieved by controlling the stator currents
and speed of each machine under vector control consideration. The effectiveness of the proposed
Extended Kalman Filter in conjunction with the sliding mode control is confirmed through application
of different load torques for wide speed range operation. Comparison between sliding mode control
and PI control of the proposed two-motor drive is provided. The speed response shows a short rise
time, an overshoot during reverse operation and settling times is 0.075 s when PI control is used. The
speed response obtained by SMC is without overshoot and follows its reference and settling time
is 0.028 s. Simulation results confirm that, in transient periods, sliding mode controller remarkably
outperforms its counterpart PI controller.
Keywords: five-phase permanent magnet synchronous machine; five-leg voltage source inverter;
multiphase space vector modulation; sliding mode control; extended Kalman filter
1. Introduction
Recently, five-phase AC machine drives have gained an increasing attention for a wide variety
of industrial applications such as electric vehicles, aerospace applications, naval propulsion systems
and paper mills. Major advantages of using a five-phase machine over three-phase machine are
better fault tolerant, higher torque density, reduced torque pulsations, improvement of the drive noise
characteristic and decrease in the required rating per inverter leg [1–3]. In addition, there are three
possible connections for the windings, which is able to enlarge the speed operation range compared
with three-phase machines. [4].
Five-phase machines include either induction or synchronous machines. However, compared with
induction machine, under the synchronous machines category, the permanent magnet synchronous
machine possesses many advantages such as high-power density, better torque generating capability
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and high conversion efficiency [2]. The rotor excitation of the PMSM is provided by PMs. The PMSM
do not need extra DC power supply or field windings in order to provide rotor excitations. So, the
power losses related to the filed windings are eliminated in the PMSM. In addition, the magnets and
redundant teeth in stators allow magnetic decoupling from the different groups of windings [5,6].
Therefore, more and more multiphase permanent magnet synchronous machines are addressed
in a variety of specialized literatures [7–10]. Fortunately, with the increasing development of the
technology in traction and industrial applications such as for electrical railways and steel processing,
the parallel/series-connected multi-machine systems fed by a single supply become strongly
suggested. The reasons for that are: low cost drive, compactness and lightness [11,12]. However,
the series-connected system suffers from some serious drawbacks compared with parallel-connected
system. In such connection, both beginnings and ending of each phase should be brought out to the
terminal box of each multiphase machine. Connecting the phase endings into the star point within
the machine can eliminate this disadvantage, as it is the case for parallel connection [13]. Further, the
series-connected machines suffer from drawback of poor efficiency because of higher losses.
This paper therefore exploits the maturity of the control ideas proposed for series-connected
multiphase multi-machine drives [14–16], as the starting point and extends them to parallel-connected
multiphase multi-machine drives.
Actually, to control the torque and flux of any multiphase only direct and quadrature current
components are used. The remaining components can be used to control the other machines
which are fed by a single multi-leg inverter. This constitutes the main idea behind the concept
of parallel-connected multiphase multi-machine drive system fed by a single multi-leg inverter supply.
This idea has been developed for all induction machines with even and odd supply phase numbers as
pointed in [1,17], respectively.
Usually, in order to control the multiphase drive, the standard controllers have been widely used.
However, neglected dynamics, parameter variations, friction forces and load disturbances are the main
disturbances and uncertainties that can affect the effective functioning of the drive system. So, it will
be very difficult to limit these disturbances effectively if linear control methods like PI controllers
are adopted [18]. To overcome the aforementioned problems, other advanced methods have been
proposed [1,19–21]. These approaches include, among others, the sliding mode control (SMC). The
SMC is a nonlinear control method known to have robust control characteristics under restricted
disturbance conditions or when there are limited internal parameter modeling errors as well as when a
there are some nonlinear behaviors [22]. The robustness of the SMC is guaranteed usually by using a
switching control law. Unfortunately, this switching strategy often leads to a chattering phenomenon.
In order to mitigate the chattering phenomenon, a common method is to use the smooth function
instead of the switching function [18,23,24].
The five-phase PMSM is invariably supplied by a five-phase voltage source inverter (VSI). There
are many techniques to control the five-phase inverter such as carrier based PWM (CBPWM) and
space vector modulation (SVM). However, SVM has become the most popular due to its ease of
digital implementation and higher DC bus utilization [25–27]. To develop the SVM technique for the
parallel-connected two five-phase PMSMs configuration, the concept of multiple 2-D subspaces is used.
The idea is to select in each of the two planes, completely independently, a set of four active space
vectors neighboring the corresponding reference. So, it can be possible to create two voltage space
vector references independently, by using the same approach and the same analytical expressions as
for the case of purely sinusoidal output voltage generation. However, in the first switching period, the
space vector modulator will apply α-β voltage reference. In the next switching period the space vector
modulator will apply x-y voltage reference [27].
In the most electric drives, an accurate knowledge on rotor position is crucial for feedback control.
It can be achieved from some types of shaft sensors such as an optical encoder or resolver connected to
the rotor shaft [11,28]. However, the use of these sensors will increase the cost and reduce the reliability
of the drive and may suffer from some restrictions such as temperature, humidity and vibration.
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In order to overcome these shortcomings, a number of researchers have developed the well-known
sensorless control technology. Various sensorless algorithms have been investigated and reported in
many publications [29–31]. The main idea of sensorless control of parallel-connected two five-phase
machines is to estimate the rotor positions and their corresponding speeds through an appropriate
way using measurable quantities such as five-phase currents and voltages. However, few applications
deal with the sensorless control of multiphase machines such as, model reference system [32], Kalman
filtering technique [33] and sliding mode observer of five-phase induction motor [10]. Unlike the other
approaches, EKF is more attractive because it delivers rapid, precise and accurate estimation. The
feedback gain used in EKF achieves quick convergence and provides stability for the observer [34].
For stochastic systems, the extended Kalman filter is the preferable solution capable to provide states
estimation or of both the states and parameters estimation.
The purpose of this paper is to study a sensorless sliding mode control scheme using the extended
Kalman filter of parallel connected two five-phase PMSMs fed by a single five-leg inverter. To meet
this end, the SMC is implemented for speeds and currents control and EKF is used for sensorless
operation purposes. The resulting control scheme combines the features of the robust control and the
stochastic observer to enhance the performances of the proposed two-machine drive. The performance
of the estimation and control scheme is tested with challenging variations of the load torque and
velocity reference. The obtained results prove that the two machines are totally decoupled under
large speeds and loads variations, although they are connected in parallel and supplied by a single
inverter. In addition to that, a comparison between SMC and the traditional PI for sensorless operation
is also considered.
2. Modeling of Multiphase AC Drive System
The two-machine drive system under consideration is shown in Figure 1. It consists of a five-leg
inverter feeding two five-phase PMSMs. The five-phase PMSM has five-phase windings spatially
shifted by 72 electrical degrees. In Figure 1 each stator is star-connected with isolated neutral point
which eliminates the zero sequence voltages. It can be seen from Figure 1 that the phase transposition
rules of parallel-connected two five-phase PMSMs system are as follows [17]: as1-as2, bs1-cs2, cs1-es2,
ds1-bs2, es1-ds2. Where indices 1 and 2 identify the two machines as indicated in Figure 1. So, the
relationships between voltages and currents are given as:
vabcde =
⎡⎢⎢⎢⎢⎢⎣
vinva
vinvb
vinvc
vinvd
vinve
⎤⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎣
vas1 = vas2
vbs1 = vcs2
vcs1 = ves2
vds1 = vbs2
ves1 = vds2
⎤⎥⎥⎥⎥⎥⎦ iabcde =
⎡⎢⎢⎢⎢⎢⎣
iinva
iinvb
iinvc
iinvd
iinve
⎤⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎣
ias1 + ias2
ibs1 + ics2
ics1 + ies2
ids1 + ibs2
ies1 + ids2
⎤⎥⎥⎥⎥⎥⎦ (1)
The main five dimensional systems can be decomposed into five dimensional uncoupled
subsystems (d-q-x-y-0). Let the correlation between the original phase variables and the new (d-q-x-y-0)
variables are given by fdqxy = C fabcde, where C is the following invariant transformation matrix:
[C] =
2
5
⎡⎢⎢⎢⎢⎢⎣
cos(θ) cos(θ − 2π/5) cos(θ − 4π/5) cos(θ + 4π/5) cos(θ + 2π/5)
sin(θ) sin(θ − 2π/5) sin(θ − 4π/5) sin(θ + 4π/5) sin(θ + 2π/5)
cos(θ) cos(θ + 4π/5) cos(θ − 2π/5) cos(θ + 2π/5) cos(θ − 4π/5)
sin(θ) sin(θ + 4π/5) sin(θ − 2π/5) sin(θ + 2π/5) sin(θ − 4π/5)
1/2 1/2 1/2 1/2 1/2
⎤⎥⎥⎥⎥⎥⎦ (2)
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By applying the transformation matrix (2) on Equation (1), the voltage and current components of
the five-phase VSI become:⎡⎢⎢⎢⎢⎢⎣
vinvd
vinvq
vinvx
vinvy
vinv0
⎤⎥⎥⎥⎥⎥⎦ = [C]vabcde =
⎡⎢⎢⎢⎢⎢⎣
vds1 = vxs2
vqs1 = −vys2
vxs1 = vds2
vys1 = vqs2
0
⎤⎥⎥⎥⎥⎥⎦,
⎡⎢⎢⎢⎢⎢⎣
iinvd
iinvq
iinvx
iinvy
iinv0
⎤⎥⎥⎥⎥⎥⎦ = [C]iabcde =
⎡⎢⎢⎢⎢⎢⎣
ids1 + ixs2
iqs1 − iys2
ixs1 + ids2
iys1 + iqs2
0
⎤⎥⎥⎥⎥⎥⎦ (3)
From (3), it is evident that the inverter voltage d-q components can control the first machine
(PMSM1), while the second machine (PMSM2) can be controlled separately using the inverter voltage
x-y components.
The model of each five-phase PMSM is presented in a rotating d-q-x-y frame as:
vdsj = rsjidsj + Ldj
didsj
dt − ωjLqsjiqsj
vqsj = rsjiqsj + Lqj
diqsj
dt + ωjLdsjidsj + ωjΦ f j
vxsj = rsjixsj + Llsj
dixsj
dt
vysj = rsjiysj + Llsj
diysj
dt
(4)
where j = 1,2. vdj, vqj, vxj, vyj are the stator voltages in the d, q, x, y axes, respectively. idj, iqj, ixj, iyj are
the stator currents in d, q, x, y axes, respectively. Ldj, Lqj, Llsj are inductances in the rotating frames. rsj
is the stator resistance.
The torques equations for the first and the second machines are given by:
Tem1 =
5p1
2 (Φ f 1iqs + (Ld1 − Lq1)iqsids)
Tem2 =
5p2
2 (Φ f 2iys + (Ld2 − Lq2)iysixs)
(5)
where pj are pole pairs, Φ f j are the permanent magnet fluxes.
dcv
inv
av
inv
bv
inv
cv
inv
dv
inv
ev
inv
ai
inv
bi
inv
ci
inv
di
inv
ei
1asv
1bsv
1csv
1dsv
1esv
2asv
2bsv
2csv
2dsv
2esv
 
Figure 1. A parallel connected five-phase two-motor drive.
The proposed sensor-less control of the parallel-connected two five-phase permanent magnet
synchronous machines is presented in Figure 2, where the two main parts EKF and SMC are considered.
The EKF is designed to estimate the rotor position, speed and load torque of each machine by using a
current observer. The feedback actual speed, estimated speed and load torques are the inputs of the
speeds SMCs to determine the q1-y2 axes reference current components. The other current components
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are maintained to zero. The measured currents are processed in the current SMCs to obtain as outputs
the dqxy axes reference voltages components. These reference voltages are transformed into the abcde
frame and transformed again to αβxy frame to become input signals to the SVM blocks. The SVM
transmits the signals to the inverter to drive the two five-phase PMSMs connected in parallel.
α β−
2d̂qxyi
2θ̂
1dqxyv
1dqxyi
1dqxyv
1dqxyi
1Ω̂
1refΩ
2Ω̂
2ˆ lT
1ˆ lT
1̂θ
2̂θ
1abcde
1dqxy
1d̂qxyi
1θ̂
1Ω̂
1d̂i
1x̂i
1 0xrefi =
1 0drefi =
1q̂i
1ŷi
x y−
1θ̂
2abcdev
2abcdei
1abcdei
1abcdev
1drefv
1qrefv
1xrefv
1yrefv
dcv
2Ω
1Ω
1 0yrefi =
1qrefi
aS
bS
cS
dS
eS
dcv
1ˆ lT
2abcde
2dqxy
2d̂i
2x̂i
2 0xrefi =
2q̂i
2ŷi
2θ̂
2qrefv
2xrefv
2yrefv2yrefi
2 0qrefi =
1Ω̂
1refΩ
1ˆ lT
2 0drefi =
abcde
xyαβ
abcdeS
2drefv
inv
refv α
inv
refv α
inv
yrefv
inv
xrefv
inv
abcderefv
1Ω̂ 1p
2Ω̂ 2p
2Ω̂ 2p
1Ω̂ 1p
 
Figure 2. Sensor-less SMC of parallel-connected two five-phase PMSMs drive system.
3. Sliding Mode Controller (SMC)
The design of a sliding mode controller requires mainly two stages. The first stage is choosing an
appropriate sliding surface. The second stage is designing a control law, which will drive the state
variables to the sliding surface and will keep them there.
3.1. Sliding Surfaces Choice
In order to prescribe the desired dynamic characteristics of the controlled system, the following
general form of sliding surface can be adopted [35].
S(x) = (
d
dt
+ λ)
r−1
e(x) (6)
With: e(x) = xre f − x. λ: is a positive coefficient. r: is the relative degree, which is the number of
times required to differentiate the surface before the input u {\display style u} appears explicitly.
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3.2. Controller Design
In order to drive the state variables to the sliding surface, the following control law is defined as:
u = ueqc + udic (7)
The equivalent control ueqc is capable to keep the state variables on the switching surface, once
they reach it and to achieve the desired performance under nominal model. It is derived as the solution
of the following equation:
S(x) =
.
S(x) = 0 (8)
The discontinuous control udic is needed to assure the convergence of the system states to
sliding surfaces in finite time and it should be designed to eliminate the effect of any unpredictable
perturbation. The discontinuous control input can be determined with the help of the following
Lyapunov function candidate:
V =
1
2
S(x)2 (9)
The stability is shown under two conditions as:
• The Lyapunov function V is positive definite.
• The derivative of the sliding function should be negative .V =
.
S(x)S(x) < 0 (∀ S).
The so-called reaching stability condition (
.
V = S
.
S < 0) is fulfilled using the following
discontinuous control:
udic = G sign(S(x)) (10)
where G is a control gain.
In order to reduce the chattering phenomenon, a saturation function instead of the switching one
can be used. The saturation function depicted in Figure 3 is expressed as follows:
sat(S(x)) =
{
sgn(S(x)) i f |S(x)| > δ
S(x)
δ i f |S(x)| < δ
(11)
With δ is the boundary layer width.
δ
δ−
Figure 3. Saturation function.
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4. Sliding Mode Control of the Five-Phase Two-Machine AC Drive System
4.1. Speeds SMC Design
The first task in the speeds SMC design process is to select suitable sliding surfaces S(Ωj). Since
the relative degree is one, the following sliding surfaces are adopted:
S(Ωj) = Ωre f j − Ωj (12)
By taking the derivative of sliding surfaces (12) with respect to time and using the machines
motion equations, it yields:
.
S(Ω1) =
.
Ωre f 1 −
5p1(Ld1−Lq1)ids1+5p1Φ f1
2J1
iqs1 +
Tl1
J1
+ f1Ω1J1.
S(Ω2) =
.
Ωre f 2 − 5p2(Ld2−Lq2)ixs2+5p2Φ f22J2 iys2 +
Tl2
J2
+ f2Ω2J2
(13)
where Jj, f j and Tlj are moment of inertia, damping coefficient and load torque of each machine. The
currents controls iqsre f 1 and iysre f 2 are defined by:
iqs1 = iqseqc1 + iqsdic1
iys2 = iyseqc2 + iysdic2
(14)
where:
iqseqc1 = − J1
.
Ωre f 1+Tl1+ f1Ω1
5
2 p1(Ld1−Lq1)ids1+ 52 p1Φ f 1
; iyseqc2 = − J2
.
Ωre f 1+Tl2+ f2Ω2
5
2 p2(Ld2−Lq2)ixs2+ 52 p2Φ f 2
iqsdic1 = GΩ1sat(S(Ω1)); iysdic2 = GΩ2sat(S(Ω2))
During the convergence mode, the condition
.
V =
.
S(x)S(x) < 0 (∀ S) must be verified. By
replacing (14) into (13), we get:
.
S(Ω1) = − 5p1(Ld1−Lq1)ids1+5p1Φ f12J1 iqsdic1 < 0.
S(Ω2) = − 5p2(Ld2−Lq2)ixs2+5p2Φ f22J2 iysdic2 < 0
(15)
4.2. Currents SMC Design
The control objectives are to track the desired currents trajectories. So, the sliding surfaces can be
calculated as follows:
S(idsj) = idsre f j − idsj
S(iqsj) = iqsre f j − iqsj
S(ixsj) = ixsre f j − ixsj
S(iysj) = iysre f j − iysj
(16)
The time derivative of (16) is:
.
S(idsj) =
.
ids re f j −
.
idsj.
S(iqsj) =
.
iqs re f j −
.
iqsj.
S(ixsj) =
.
ixs re f j −
.
ixsj.
S(iysj) =
.
iys re f j −
.
iysj
(17)
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Using (4), the Equation (17) can be rewritten as:
.
S(idsj) =
.
idsre f j +
rsj
Ldj
idsj − LqjLdj ωjiqsj −
1
Ldj
vdsj
.
S(iqsj) =
.
iqsre f j +
rsj
Lqj
iqsj +
Ldj
Lqj
ωjidsj +
ωjΦ f j
Lqj
− 1Lqj vqsj.
S(ixsj) =
.
ixsre f j +
rsj
Llsj
ixsj − 1Llsj vxsj.
S(iysj) =
.
iysre f j +
rsj
Llsj
iysj − 1Llsj vysj
(18)
So, it is possible to choose the control laws for stator voltages as follows:
vds re f j = vdseqcj + vdsdicj
vqs re f j = vqseqcj + vqsdicj
vxs re f j = vxseqcj + vxsdicj
vys re f j = vyseqcj + vysdicj
(19)
where:
vdseqcj = (
.
idsre f j +
rsj
Ldj
idsj − LqjLdj ωjiqsj)Ldj; vqseqcj = (
.
iqsre f j +
rsj
Lqj
iqsj +
Ldj
Lqj
ωjidsj +
ωjΦ f j
Lqj
)Lqj
vxseqcj = (
.
ixsre f j +
rsj
Llsj
ixsj)Llsj; vyseqcj = (
.
iysre f j +
rsj
Llsj
iysj)Llsj
vdsdicj = Gdsjsat(S(idsj)); vqsdicj = Gqsjsat(S(iqsj)); vxsdicj = Gxsjsat(S(ixsj)); vysdicj = Gysjsat(S(iysj))
During the convergence mode, the condition
.
V =
.
S(x)S(x) < 0 (∀ S) must be verified. By
replacing (19) into (18), we get:
.
S(idsj) = − 1Ldj vdsdicj.
S(iqsj) = − 1Lqj vqdicsj.
S(ixsj) = − 1Llsj vxsdicj.
S(iysj) = − 1Llsj vysdicj
(20)
The control voltages given by (19) are transformed in abcde frame and then the inverter phase
voltage references are calculated according to the following expression:
vinva = vas re f 1 + vas re f 2
vinvb = vbs re f 1 + vcs re f 2
vinvc = vcs re f 1 + ves re f 2
vinvd = vds re f 1 + vbs re f 2
vinve = ves re f 1 + vds re f 2
(21)
5. Space Vector Modulation Technique for Parallel Connected Multiphase AC Drive System
5.1. Five-Leg VSI Modeling
The five-leg inverter output phase-to-neutral voltages can be expressed as:
vinva =
vdc
5 (4Sa − Sb − Sc − Sd − Se)
vinvb =
vdc
5 (−Sa + 4Sb − Sc − Sd − Se)
vinvc =
vdc
5 (−Sa − Sb + 4Sc − Sd − Se)
vinvd =
vdc
5 (−Sa − Sb − Sc + 4Sd − Se)
vinve =
vdc
5 (−Sa − Sb − Sc − Sd + 4Se)
(22)
where vdc denotes DC-link voltage and Si, i = a, b, c, d, e refer to switching functions.
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The five-phase inverter has totally thirty-two space voltage vectors, thirty non-zero voltage vectors
and two zero voltage vectors. These space vectors can be projected on α-β subspace as well as on
x-y subspace as shown in Figure 4. Every plane is divided in ten sectors, each occupying a 36◦ angle
around the origin by means of the following two space vectors [27]:
vinvαβ =
2
5 (v
inv
a + vinvb e
jα + vinvc ej2α + vinvd e
j3α + vinve ej4α)
vinvxy =
2
5 (v
inv
a + vinvb e
j2α + vinvc ej4α + vinvd e
j6α + vinve ej8α)
(23)
where α = 2π5 .
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Figure 4. Space vectors of a five-phase inverter in two 2-D subspaces.
From Figure 3 the space vectors are divided into three groups in accordance with their magnitudes:
small, medium and large space vector groups. The magnitudes are identified with indices s, m
and l and are given as: |Vs| = 4/5 cos(2π/5)vdc, |Vm| = 2/5vdc and |Vl | = 4/5 cos(π/5)vdc,
respectively [27,35–38].It can be observed from Figure 3 that medium length space vectors of the
α-β plane are mapped into medium length vectors in the x-y plane and large vectors of the α-β plane
are mapped into small vectors in the x-y plane and vice-versa.
5.2. SVM Method for Five-Leg VSI
The reference voltage can be obtained by averaging a certain number of active space vectors
for adequate time intervals, without saturating the VSI. Four active space vectors are required to
reconstruct the reference voltage vector [27,36–38].
The dwell times for active space vectors T1m, T1l, T2m, T2l are:
T1l =
|vre f | sin(sπ/5−ϑ)
(|Vl |+|Vs |) sin(π/5)Ts
T2m =
|Vs ||vre f | sin(sπ/5−ϑ)
|Vm |(|Vl |+|Vs |) sin(π/5)Ts
T1l =
|vre f | sin(sπ/5−ϑ)
(|Vl |+|Vs |) sin(π/5)Ts
T2m =
|Vs ||vre f | sin(sπ/5−ϑ)
|Vm |(|Vl |+|Vs |) sin(π/5)Ts
To = Ts − (T1l + T1m + T2l + T2m)
(24)
where: Ts is the switching period and ϑ is the voltage reference vector position.
The control strategy adopted herein is based on the approach proposed in [27,36]. Indeed, in
the first switching period, the space vector modulator will apply α-β voltage reference. In the next
switching period the space vector modulator will apply x-y voltage reference as shown in Figure 5. The
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selection of switching signals is depicted in Figure 6. So, two independent space vector modulators are
further utilized to realize the required two voltage space vector references, with dwell times calculated
independently in the two planes using (24).
Figure 5. Steps of SVM technique for parallel connected two-machine drive.
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Figure 6. Switching pattern obtained with SVM.
6. Extended Kalman Filter Based Speed Estimator for Parallel Connected Two Motor Drivel
Normally, speed observers used for three-phase machines can be easily extended to multi-phase
multi-machine drives. For each machine, the speed estimator requires only stator voltages and currents
components. The SMC block diagram based on extended kalman filter of parallel-connected two
five-phase machines drive system is shown in Figure 2. The main task of EKF is to find the best
estimate of state variables and the unknown load torques since the knowledge of the load torque is
necessary for each speed SMC implementation.
In the five-phase PMSM control case, d, q, x, y currents and voltages are measured and the
Equation (4) is sampled to obtain a discrete state space representation to be used in the observer
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synthesis. Assuming that the sampling interval Te is very short compared to the system dynamics, the
augmented discrete-time of each five-phase PMSM model is given as follows:
xj(k+1) = Ajkxjk + Bjkukj + wjk
yjk = Cjkxjk + vjk
(25)
With:
xjk = [idsjk iqsjk ixsjk iysjk Ωjk θjk Tljk]
t
ujk =
[
0 vinvqk 0 v
inv
yk
vinvdk 0 v
inv
xk 0
]t
yjk = [idsjk iqsjk ixsjk iysjk ]
t
Ajk =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 − Te
( rsj
Ldj
)
pjΩj
Lqj
Ldj
0 0 0 0 0
−pjΩj LqjLdkj 1 − Te
( rsj
Lqj
)
0 0 pjΦ f f
Te
Lqj
0 0
0 0 1 − Te
( rsj
Llsj
)
0 0 0 0
0 0 0 1 − Te
( rsj
Llsj
)
0 0 0
Te
5Pj
2Jj
(
Ldj − Lqj
)
iqsj Te
5Pj
2Jj
Φ f f 0 0 1 − Te
( f j
Jj
)
0 0
0 0 0 0 TePj 1 0
0 0 0 0 0 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
Bjk =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
Te 1Ldj 0
0 Te 1Ldj
Te 1Llsj 0
0 Te 1Llsj
0 0
0 0
0 0
0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
Cjk =
⎡⎢⎢⎢⎣
1 0 0 0 0 0 0
0 1 0 0 0 0 0
0 0 1 0 0 0 0
0 0 0 1 0 0 0
⎤⎥⎥⎥⎦
where xjk, ujk and yjk are the augmented state vector and input vector and output vector at the sampling
instant k of machine j, respectively.Ajk and Bjk are discrete system matrix and discrete input matrix for
each machine, respectively. wjk and vjk are the system noise and measurement noise, respectively.
The added white-noise vectors are Gaussian and uncorrelated from each other with zero mean
and covariance Qj and Rj, respectively. The covariance matrices Qj and Rj of these noises are defined as:
Qj = E
{
wjkwTjk′
}
, for k = k′
Rj = E
{
vjkvTjk′
}
, for k = k′ (26)
In a first main stage the state xj(k+1) is predicted using discrete matrices and previous state. In
a second main stage, the feedback correction weight matrix Kj (filter coefficients) is used to have an
accurate prediction of the state xj(k+1/k). This is obtained by computing Kj depending not only on
the error made but also with an adjustment using weight Pj (covariance state matrix). This allows
estimating accurately xj with respect to Qj and Rj covariance matrices corresponding respectively to
state noise and measurement noise levels [30]. Using Equation (25), the rotor speeds and load torques
can be estimated by the extended Kalman filter algorithm described as follows:
• Sate prediction:
x̂j(k+1/k) = Ajkxj(k/k) + Bjkujk (27)
• Estimation of the matrix of the covariance error:
P̂j(k+1/k) = AjkPj(k/k)A
T
jk + Qj (28)
• Kalman coefficient update:
Kj(k+1) = P̂j(k+1/k)Cjk
T [CjkP̂j(k+1/k)Cjk
T + Rj]
−1
(29)
• State estimation:
x̂j(k+1/k+1) = x̂j(k+1/k) + Kj(k+1)(yj(k+1) − Cjkx̂j(k+1/k)) (30)
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• Covariance error matrix update:
P̂j(k+1/k+1) = P̂j(k+1/k) − Kj(k+1)CjkP̂j(k+1/k) (31)
where x̂ is the system state, ujk is the system input vector, y is the system output vector, P, Q and
R are the covariance matrices, C is the transformation matrix.
7. Numerical Simulation Results
In order to verify the applicability of the proposed control scheme for the two-machine drive
system of Figure 2, the following simulations are performed using two identical 2-pole, 50 Hz five-phase
PMSM. The parameters of each machine are listed in Table 1. The performance of the SMC controller is
compared with that of the conventional controller. The tuning parameters for the PI controllers and
SMC controllers are also given in Table 2. Many simulation tests are performed in order to verify the
independence of the control of the two machines in sensor-less mode.
Table 1. Five-phase PMSM parameters.
pj Ldj Lqj Llsj Φfj Jj rsj fj
2 8.5 mH 8 mH 0.2 mH 0.175 Wb 0.004 kg m2 1 Ω 0
Table 2. PI and SMC parameters.
Speed
Controller
isd Controller isq Controller isx Controller isy Controller
PI
kp = 0.8 kp = 33 kp = 33 kp = 33 kp = 33
ki = 40 ki = 32,000 ki = 32,000 ki = 32,000 ki = 32,000
SMC GΩj = 5 Gidj = 4000 Giqj = 7000 Gixj = 4000 Giyj = 7000
The behavior of the overall drive system is presented in Figures 7–11 at different test conditions.
Figure 7 shows then estimated speeds, currents and torques of the unloaded two machines for many
different speeds references. At the beginning, the first machine is running at 100 rad/s, at t = 0.7 s it
decelerated to −10 rad/s, after that, it is accelerated again to the speed 60 rad/sat t = 1.4 s. For the
second machine the speed reference is set at 50 rad/s, 25 rad/s, 100 rad/s, −100 rad/s and 80 rad/s at
t = 0 s, 0.4 s, 0.9 s, 1.2 s, 1.7 s, respectively. Effect of the speed rotation reversion of one machines on the
other machine performance is investigated Figure 8. In this test, most of the time when one machine is
rotating at +100 rad/s the other is running at the opposite speed.
Some additional reversing tests are conducted next to further verify decoupling of the control of
the two machines. Figure 9 displays results for the case when the speed Ω2 is kept at standstill, while
Ω1 is reversed from: +100 to −100 rad/s at t = 0.5 s and returns to zero at t = 1 s. At the subsequent
test, the speed Ω1 is held at zero, while Ω2 is reversed from 100 to −100 rad/s at 1.5 s.
Figure 10 shows the speeds, torques and currents of the two-machine drive controlled by both PI
and SMC controller in the presence of load torques variations. The reference of the first speed is fixed
at 100 rad/s, while the speed reference of the second machine is fixed at 50 rad/s. Load torques are
applied on the two machines at t = 0.5 s and t = 0.7 s, respectively.
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Figure 7. Dynamic responses of parallel-connected two five-phase PMSMs system at different reference
speeds values.
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Figure 8. Dynamic responses of parallel-connected two five-phase PMSMs system: when the two
motors are operating in the opposite directions.
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Figure 9. Dynamic responses of parallel-connected two five-phase PMSMs system: when one machine
is at standstill and the other is still running.
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Figure 10. Dynamic responses of parallel-connected two five-phase PMSMs system at different
loading conditions.
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Figure 11. Actual and estimated speeds and load torques and their corresponding estimation errors
(SMC case).
It is clear from all estimated speeds characteristics that in every test the speed estimators provide
accurate speed estimations. These results also prove that both speeds machines are independently
controlled even in sensor-less mode. Indeed, the speed variation of the first machine in the two-machine
drive system does not affect the behavior of the speed of the second machine even in reversal conditions.
The electromagnetic torque generated by each machine during the simulated speed step response
is shown in Figures 7–10. Note that the generated torques are directly proportional to the q-x axes
currents and fully decoupled from d-y axes currents.
Comparison of results in Figure 7 shows once more that the control of the two machines is
completely decoupled. There is hardly any evidence of torque disturbance of one machine during the
reversal of the other one. Furthermore, the direct axis currents responses remain completely unaffected
during these transients.
As shown from Figure 8, the starting and reversing transients of one machine do not have any
tangible consequence on the operation of the second machine. The decoupled control is preserved and
the characteristics of both machines are unaffected.
Figure 9 illustrates results for the case when the speed of one machine is kept at zero, while
the second is reversed. Speed of one machine and its electromagnetic torque remain completely
undisturbed during the reversion of the other machine, indicating a complete decoupling of the control.
Figure 10 shows inverter current characteristic, motor torques and estimated speed of motors at
different loading conditions for parallel-connected two five-phase machines drive system. It is clear
from Figure 10 that when one machine is loaded or unloaded, the second machine performance is
unaffected; which proves once again that both motors connected in parallel are totally decoupled. In
case of sliding mode control, no variation whatsoever can be observed in the speeds responses of the
both machines during these transients.
The estimated and actual values of speeds and load torques as well as their estimations errors
are reported in Figure 11. The EKF algorithms give accurate and fast speeds estimations over entire
speed range including low speed and standstill operations with low speed errors, even in transients.
Furthermore, the estimated values of loads torques are very close to their applied ones. Consequently,
the load torque estimation errors are almost zeros; this reflects the stability of EKF during load torques
variations. These results confirm that the extended Kalman filter is very suitable for two-machine
drive system.
It is worth to notice that there is no impact on the speed and electromagnetic torque of one
machine when the speed or the load of the other machine in parallel-connected system changes.
Thus, through proper phase transformation rules, the decoupled control of two five-phase PMSMs
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connected in parallel can be achieved with a single supply from a five-phase voltage source inverter.
Furthermore, measured and estimated speeds are in excellent agreement in both steady state and
transient operations.
Figures 7–10 illustrate the behavior of the dq-axes and xy-axes inverter currents for both controllers.
In case of the PI controller, the stator currents iinvq and iinvy peak above 17 A, then decay exponentially
to the steady-state while the currents iinvd and i
inv
x are maintained at zero as illustrated in Figures 7b,
8b, 9b and 10b. Figures 7a, 8a and 9a show currents in case of sliding mode control. In contrast, the
iinvq and iinvy currents peak slightly above 20 A and continue on this value, until the speed reaches its
reference value, this leads to a short settling time, as shown in Figures 7a, 8a, 9a and 10a.
Figures 7–9 show the behavior of the two-machine drive under different speeds step variations
and without load torque. In Figures 7b, 8b and 9b, the system comportment using PI controller exhibits
the expected step response characteristics of a second order system. The response has a short rise
time, an overshoot of approximately 18% during reverse modes and settling times close to 0.075 s.
Figures 7a, 8a and 9a show comparable dynamic behavior using SMC. However, it is clear from these
figures that the system reaches steady-state at 0.028 s without overshoot.
From Figure 10b and by analyzing the transient of two-machine drive controlled by PI controller,
it is easy to observe speeds drops taken place at the moments of loads changes. These speed drops are
compensated by the PI controller after a necessary recovery time. Figure 10a shows the drive responses
in the same load conditions with PI control. At the moments of load variations, the SMCs keep the
speeds close to their references without overshoots and without drops. Therefore, the SMC can be
considered as more robust under loads variations.
A general comparison between SMC and PI is given in Table 3. Compared to PI controller, SMC
shows superiority in terms of settling time and overshoot. However, it needs more energy in starting
transient then that needed by the conventional controller.
Table 3. Comparison between SMC and PI.
Comparison Criterion SMC PI
Settling time (s) 0.028 0.075
Recovery time (at abrupt load) (s) 0.0045 0.05
Overshoot in reversal mode (%) 0 18%
Starting current (A) 20 17
Starting torque (Nm) 18 15
Speeds drops (%) 0 5
8. Conclusions
In this paper, sensor-less non-linear sliding mode control based on the Lyapunov theory of
parallel-connected two five-phase PMSMs drive fed by a single inverter has been developed in order
to make the system asymptotically stable. In the proposed control scheme, the Extended Kalman
Filter is used for rotor speeds, positions and load torques estimations, while a sliding mode controller
is used for speeds and currents control. The sliding mode control has several advantages such as,
robustness, high precision, stability and simplicity, very low Settling time. The added value of EKF
based sensor-less control is the improvement in system dynamics through the accuracy in speeds,
rotor positions and load torques estimations. The effectiveness of the control approach has also been
verified through extensive computer simulations and compared with PI controller. The response has a
short rise time, an overshoot during reverse modes in PI controller and settling times close to 0.075 s.
However, the speed response obtained by SMC is without overshoot and follows its reference and
settling times close to 0.028 s. The results also show that the torque obtained by the PI control decreases
progressively, while the torque obtained by the SMC is maintained longer at its maximum value, until
the speed reaches its reference value. Speeds drops taken place at the moments of loads changes in PI
controller. The SMC keep the speeds close to their references without overshoots and without drops.
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Therefore, the SMC can be considered as more robust under loads variations. SMC shows better speed
tracking performance at both dynamic and steady state than conventional PI controller in the situation
reverse modes and load torque variations. Thus, simulation results have verified the proposed whole
system has great robust to external disturbances. The simulation of the two-machine drive under
various test conditions confirmed that the control of the parallel-connected two five-phase machines
is truly decoupled even in sensor-less mode. These results affirm also the ability of the observer to
guarantee good estimations in steady state and transients as well. Simulation results point out also that
using sliding mode control the dynamic performance of the two-machine drive is further improved
compared with the conventional PI controller.
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Abstract: In this paper, a virtual positive impedance (VPI) based active damping control for a slim
DC-link motor drive with 24 section space vector pulse width modulation (SVPWM) is proposed.
Utilizing the proposed control and modulation strategy can improve the input of current total
harmonic distortion (THD) while maintaining the cogging torque of the motor. The proposed system
is expected to reduce the front-end current THD according to international standards, as per IEC 61000
and IEEE-519. It is also expected to achieve lower cost, longer lifetime, and fewer losses. A permanent
magnet synchronous motor (PMSM) is fed by the inverter, which adopts the 24 section SVPWM
technique. The VPI based active damping control for the slim DC-link drive with/without the
24 section SVPWM are compared to confirm the performance of the proposed method. The simulation
results based on MATLAB are provided to validate the proposed control strategy.
Keywords: slim DC-link drive; VPI active damping control; total harmonic distortion; cogging torque
1. Introduction
In many industrial applications, slim DC-link drives have become increasingly favored day by
day. A classical driver consists of a 6-pulse diode bridge rectifier, an intermediate circuit with a big
capacitor, an inductor, and an inverter. To maintain stable DC-link voltage, the DC-link capacitor needs
to be carefully selected. Although the big size capacitor with large capacitance is at a higher cost and
shorter lifetime, it has strong robustness against the stability problem. However, cost, lifetime, and loss
must be taken into consideration for industrial applications. Thus, using a film capacitor as the slim
DC-link capacitor in drivers is preferred, in spite of the stability problem. A diode rectifier based
slim DC-link drive is shown in Figure 1. This grid-connected driver has a diode rectifier, a slim DC
capacitor, and a 6-switches three-phase inverter. Additionally, point of common coupling (PCC) phase
currents for stiff grid and weak grid are given in Figure 2 at different operation speeds. The i_pcc
simulated waveforms show that stiff grid and high operation speed (c) is the best current waveform.
However, it can be improved with control methods, especially for weak grid conditions.
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Figure 1. Diode rectified slim DC-link drive.
Figure 2. PCC phase current. (a) Stiff grid at 1500 rpm. (b) Weak grid at 1500 rpm. (c) Stiff grid at
3000 rpm. (d) Weak grid at 3000 rpm.
To solve the stability problem, Virtual Positive Impedance (VPI) based active damping control
has been effectively implemented [1,2]. Active damping control for slim DC-link drive ensures that no
extra passive damping component is needed. The negative impedance instability is described as:
−PL
v2dc
=
−idcvdc0
vdc(vdc0 − ṽ) =
−(idc0 + ĩdc)vdc0
vdc(vdc0 − ṽ) (1)
where PL is the load power, vdc0 is the DC component of the DC-link voltage, ṽ is the AC part of the
DC-link voltage, and vdc is the DC-link voltage [1]. idc is the DC-link current, ĩdc is the AC part of the
DC-link current, and idc0 is the DC component of the DC-link current. In contrast to the case using the
big capacitor [3], the constant power load behavior of the motor with a slim-DC-link capacitor causes
the larger ripple on the DC voltage. Both ripples on the DC-link voltage and the front-end current
harmonics are higher when using a small capacitor [4,5]. In order to reduce the input current harmonics,
VPI based active damping control decreases the ripple on the DC-link voltage [1–4]. A virtual positive
impedance block diagram is illustrated in Figure 3 [1]. This model can be used for the generation of the
DC-link voltage reference. In order to control the AC component of the DC-link voltage, the 1st-order
High Pass Filter is represented by a high pass filter (HPF) block. gv is the gain on the accompaniment of
the DC-link voltage. In spite of the fact that VPI contains an HPF block, it resembles the 1st-order Low
Pass Filter and harmonic detection block. Additionally, this block diagram can be used for detecting
the harmonic [5]. The harmonic detection is also ensured by the VPI method, providing the lower
ripples on the DC-link voltage. Harmonic mitigation, harmonic cancellation, or generally a harmonic
problem is an important issue for motor drivers [6,7]. This problem can deteriorate grid voltage quality,
as well as the performance of both the driver and the load. Although it cannot be completely removed,
it needs to be mitigated as much as possible. For this purpose, several control techniques and PWM
techniques have been studied [8–10].
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Figure 3. Virtual positive impedance block diagram [1].
At the same time, not only ripple on the DC-link voltage on a small capacitor, but also a motor
cogging torque due to interactions between core and magnet result in both grid input current harmonics
and motor current harmonics. Owing to the harmonic problem, active damping control (ADC) and VPI
can be used to decrease THD. Even through these methods achieve harmonics suppression, the cogging
torque also needs to be solved by harmonic effect, because motor current harmonics cause the higher
cogging torque [11–16]. When the 3DSVPWM aims to optimize switching waveforms, it can achieve
a lower cogging torque. The algorithm of the 3DSVPWM was based on four steps. Firstly, the reference
vector was transformed into 2D. In addition, the length of the reference vector was described according
to the length of the basis vectors. Secondly, the closest three vectors were found. When they were
detected, finding high–low values of the reference vector coordinates could be facilitated. Duty cycles
were calculated in the third step. Lastly, the best switching states were selected when 2D coordinates
are transformed to 3D coordinates [9,12].
In this study, the DC-link voltage, the grid input current THD, the VPI bode results, the cogging
torque, and the THD of motor currents were simulated in MATLAB (R2016b, MathWorks, Natick,
MA, USA), where four simulation models were developed: (1) Weak grid without VPI without
3DSVPWM (wOVPIwO3D), (2) weak grid with VPI without 3DSVPWM (wVPIwO3D), (3) weak grid
with VPI with 3DSVPWM (wVPIw3D), and (4) stiff grid with VPI with 3DSVPWM (stiffwVPIw3D).
Simulation results of these models are compared and discussed. Section 2 analyzes the interaction
between the cogging torque and the current harmonic. The 3DSVPWM, the PMSM model, and the
input admittance are described. Then, virtual positive impedance based active damping control is given
in Section 3. In Section 4, the performance analysis of the DC-link current THD and the motor current
THD of the slim DC-link capacitor is shown. In addition, the stability analysis, the control structure,
and the control impedance Yctrl are explained in the same section. Additionally, the simulation
validation of the grid input current THDi and the cogging torque are obtained. Lastly, the study is
summarized in Section 5.
2. Interaction between Cogging Torque and Harmonic
2.1. The Cogging Torque Reduction Methods
In order to decrease the cogging torque, some methods are used. These are mainly:
• Skewing stator stack or magnets;
• Modulation drive current waveform;
• Using fractional slots per pole;
• Optimizing the magnet pole arc or width [9,17].
The schema of the cogging torque reduction is illustrated in Figure 4. In order to obtain a better
modulation drive current waveform, there are three main methods. They are decreasing harmonics,
switching at high frequency, and using advanced PWM techniques [9,17].
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Figure 4. Reducing cogging torque schema [17].
On the other hand, the kth harmonic is related to the cogging torque, as expressed in (2). Tck is
the amplitude of the kth harmonic component of the cogging torque, θ is the angle of rotation, and k is
the order of cogging harmonics.
Tck(θ) =
∞
∑
n=−∞
Tne2ni(θ−kθs) (2)
where Tn is the Fourier series coefficient and θs is the electrical angle slot pitch. It is expressed as:
θs = πNm/Ns (3)
where Nm is the number of the magnet pole and Ns is the number of the slot. Accordingly, the cogging
torque Tcog can be written as the Fourier series as:
Tcog(θ) =
Ns−1
∑
k=0
Tck(θ) (4)
The proposed models are applied not only for achieving a reduced cogging torque, but also
improving system stability thanks to decreased harmonics. Given the fact that the Tck is decreased,
the cogging torque can be reduced.
2.2. 3DSVPWM Technique
In the proposed modulation technique, there are 24 sectors, including zero voltage vectors [9].
The modulation space is divided into 6 sections (S1–S6), each section consisting of 4 delta sectors
(Δ1, Δ2, Δ3, Δ4).
This proposed modulation technique is adopted in the 3-phase 3-level or multilevel inverter.
However, it is used in this study in the 3-phase 2-level inverter. Thus, modulation angles are made
smaller and the number of the sector is increased in sections. Here, using the definition of the vector
norm, the vectors of the inverter are defined in a plane as given in (5):
vab + vbc + vca = 0 (5)
where vab, vbc, and vca are the vectors of the inverter in the 3D coordinate system. The switching state
vectors are shown in Figure 5 [18,19]. Additionally, the numbers of 0, 1, and 2 in Figure 5 represent Vab,
Vbc, or Vca/Vdc.
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Figure 5. Space vector diagram of 3DSVPWM in 2D and 3D vectors after 3D transformation.
According to (5) and Figure 5, the delta vectors can be expressed in the 2D coordinate system as:
→
V1(vab ,vbc ,vca)
,
→
V2(vab ,vbc ,vca) =
⎡⎢⎣ Vdc0
−Vdc
⎤⎥⎦,
⎡⎢⎣ 0Vdc
−Vdc
⎤⎥⎦ (6)
where,
→
V1(vab, vbc, vbc) and
→
V2(vab, vbc, vbc) are the delta vectors. They are the transformed vectors from 3D
to 2D. The reference vector can be placed in a sector and the switching-state vector is shown at the
corner of each sector. It is able to produce switching-state vectors in 2D, which are then transformed
into 3D switching-state vectors.
This 24 sectors SVPWM technique can eliminate the need for dead-time protection and allow the
upper and lower switches to switch at the same time. In this case, the dead-time effect is removed,
an additional midpoint voltage is generated, and the effective output switching frequency is doubled.
Thus, the current harmonics in the output current waveform are significantly suppressed by applying
the three-level voltage output and doubling the effective switching frequency. In order to reduce the
current harmonics, the adjacent three vectors and the reference vector must be defined in the best way.
Vx, Vy, and Vz are the adjacent three vectors as follow:
Ts = dx + dy + dz (7)
⇀
Vre f = dx
⇀
Vx + dy
⇀
Vy + dz
⇀
Vy (8)
where the dwell time of vectors are dx, dy, and dz, respectively. The reference vector is determined
in the hexagon to state which triangle will be used. The biggest difference between 3DSVPWM and
classical SVPWM is dwell times: The 3DSVPWM provides better dwell times for switching angles.
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2.3. PMSM Model
The PMSM motor is modeled in the dq reference frame, which relies on the field oriented control
(FOC), and the mathematical equations are given below:[
vsd
vsq
]
=
[
R + sLsd −ωrLsq
ωrLsd R + sLsq
][
isd
isq
]
+
[
0
ωrλ
]
(9)
Te =
3
2
P(λisq + (Lsd − Lsq)isdisq) (10)
where the R, λ, P, Lsd, Lsq, Te, and ωr represent the stator resistor, the flux produced by the permanent
magnets, the number of pole pairs, the stator inductances in the dq-frame, the electrical torque, and the
rotor speed individually. In addition, vsd, vsq, isd, and isq represent the stator voltages and the stator
currents in the dq-frame, respectively. Due to the fact that the speed and current loops force the stator
current isd to be 0, (9) can be rewritten as:
Vsd = −ωrLsqisq (11)
Vsq = Risq + sLsqisq + ωrλ (12)
2.4. Input Admittance
Using the above equations, the input admittance of the control block and the constant power load
are specified as follow:
Giq =
1
Zq + Fiq
Vq
Vdc
(1 + gvDA) (13)
Gid =
1
Zd + Fid
Vq
Vdc
(1 + gvDA) (14)
Gvd = 32 (Zd Id + Vd + ωrLd Iq
+ 32
(Ld−Lq)2 Id I2q N2pp
Js )
(15)
Gvq = 32 (Zq Iq + Vq − ωrLq Id
+ 32
(Ld−Lq)2 Iq I2d N2pp
Js )
(16)
Yin =
1
Zin
=
GvdGid + GvqGiq
Vdc
+
−PL
V2dc
(17)
1/Yctrl =
Vdc
GvdGid + GvqGiq
(18)
Yctrl is the admittance of the control part with VPI based active damping control and Ycpl
(−PL/Vdc2) is the admittance of the constant power load behavior. D, A, Npp, J, Zdq, Fid, and Fiq relate
the PWM delay, the 1st-order HPF, the pole-pairs, the inertia, the dq-axis impedance of the PMSM,
and the current controller of the dq-axis separately. Two input admittances in (17) are illustrated with
an equivalent DC-link circuit in Figure 6, which is on simplified equivalent circuit model of the diode
rectified based slim DC-link drive.
Figure 6. Simplified equivalent DC-link in a drive unit.
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3. Virtual Positive Impedance Based Active Damping Control
The parameters of the drive and the PMSM are given in Table 1. Moreover, the sample period
is Ts, the reference torque of 3 ph trapezoidal motor is Tm, Cdc is the slim DC-link capacitor value,
SCR is the short circuit ratio, and the stator resistive and inductive values are R and Ld–Lq. In addition,
the current loop, the speed loop, and PWM block are shown in Figure 7.
Figure 7. Control system block diagram with Virtual Positive Impedance (VPI) based active damping
control (ADC).
Table 1. The parameters of the drive and the PMSM.
Parameters Values
Vrms 400 V/3 ph
Cdc 14 uF
SCR (weak grid-stiff grid) 35–350
Ts 50 us
Tm 4 Nm
R 150 mΩ
Ld–Lq 8.5–8.8 mH
ωr 1500–3000 rpm
The control diagram includes the Space Vector Modulation (SVM) block, together with a VPI
and an ADC block, the Park and the inverse Park transformation, the speed controller Fω , the current
controller Fiq and Fid together with the decoupling block W. All the components are assumed as ideal.
The power loss and the saturation effects in the drive system are neglected. The VPI is illustrated in
Figure 3; Udc is the voltage feedback from the slim DC-link capacitor, which is used for voltage ripple
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elimination. Then, Uref is the control reference of the Vdc, which is calculated based on the reference
voltages is 400 V, and the sum of the reversed voltage is −Udc.
Furthermore, the speed closed-loop control and the current closed-loop control are shown in
Figure 7 in the dq-frame. W is the decoupling function block presented in Equation (19) and ωr is the
rotor speed. The current control equation is shown in Equation (20) and the speed control equation is
shown in Equation (21) as follows:
W =
[
0 −ωrLq
ωrLd 0
]
(19)
umod,dq(t) = Kp
[
idq,re f (t)− idq(t)
]
+Ki
[
idq,re f (t)− idq(t)
]
+ 2λ + idq(t)W
(20)
iq(t) = Kp
[
(ωre f (t)− ωr(t))
]
+ KiTs(ωre f (t)− ωr(t)) (21)
4. Performance Analysis of The DC-Lınk Voltage THD and the Motor Current THD
According to the Equation (18), bode diagrams of the 1/Yctrl at 1500 rpm and 3000 rpm are given
in Figures 8 and 9.
Figure 8. Bode plot of 1/Yctrl at 1500 rpm (Blue: wOVPIwO3D. Black: wVPIwO3D. Red: wVPIw3D.
Purple: stiffwVPIwO3D).
Figure 9. Bode plot of 1/Yctrl at 3000 rpm (Blue: wOVPIwO3D. Black: wVPIwO3D. Red: wVPIw3D.
Purple: stiffwVPIwO3D).
The Bode diagrams of the control impedance of the four cases can be seen at 1500 rpm and
3000 rpm. In the case of not using VPI based ADC and 3DSVPWM that is wOVPIwO3D (blue),
the impedance magnitude behaves flat, but it does not reach zero. By contrast, in the case of the
wVPIwO3D (black), wVPIw3D (red), and stiff wVPIw3D (purple), the magnitude of the control
impedance becomes lower than that without active damping in the frequency range. The resonance
is named as Negative-Impedance (NI) resonance due to the frequency character decided by NI at
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the constant power load (CPL) situation. Its impedance characteristic behaves as an inductive plus
negative-resistive impedance during [10, 5000] Hz. This is helpful in suppressing the harmonics,
caused by the resonance between Lgd and Cdc. In order to improve the THD (lower ripple on
magnitude), impedance is increased at the current controller bandwidth. Increased impedance with
the bandwidth of the current controller is helpful for suppressing the current harmonics (100 Hz and
200 Hz). Additionally, control impedance always behaves as positive-resistive plus inductive at high
frequency while capacitive at low frequency. This positive-resistive characteristic helps to damp the
system into a stable state.
4.1. The Performance Analysis of the DC-Link Voltage THD and the Motor Current THD
According to the VPI based ADC, the performance analysis of the DC-link voltage THD and the
motor current THD is presented. Owing to the fact that the big size capacitor or RLC components have
a higher cost and shorter lifetime, using the film capacitor as the slim DC-link capacitor in drivers can
be a good alternative [1]. In spite of the stability problem, the DC-link voltage of the slim capacitor is
controlled well with VPI based ADC and 3DSVPWM. The DC-link voltage performances of the four
cases are given below. The DC-link voltage when rotor speed is 1500 rpm is shown in Figure 10 and
the DC-link voltage when rotor speed is 3000 rpm is shown in Figure 11. Firstly, the motor is operated
at 1500 rpm from 0 s to 3 s, and then it is operated at 3000 rpm from 3 s to 6 s. However, time periods
of the simulation are only 2.8–2.815 s and 5.8–5.815 s, because the results of the simulation are the
same during 0s to 3 s and 3 s to 6 s. Thus, 2.8–2.815 s as TP1 (time period 1) and 5.8–5.815 as TP2 (time
period 2) are used.
Figure 10. DC-link voltage when rotor speed is 1500 rpm.
Figure 11. DC-link voltage when rotor speed is 3000 rpm.
The ripples on the DC-link voltage when rotor speed is 1500 rpm and 3000 rpm are given in
Table 2.
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Table 2. The ripples of the DC-link voltage.
Cases Voltage (TP1) Voltage (TP2)
wOVPIwO3D 240.3 190.8
wVPIwO3D 158.9 144.2
wVPIw3D 225.0 169.6
stiffwVPIwO3D 82.1 76.79
In addition, the fast Fourier transform (FFT) results of the DC-link voltage when rotor speed is
1500 rpm and 3000 rpm are given in Table 3.
Table 3. The FFT results of the DC-link voltage.
Cases THD% (TP1) THD% (TP2)
wOVPIwO3D 34.34 32.84
wVPIwO3D 13.15 15.80
wVPIw3D 15.93 17.01
stiffwVPIwO3D 15.93 17.02
As shown in Table 2, the case of stiffwVPIwO3D has the best performance, as expected, with
the lowest ripples on the DC-link voltage for both operation speeds as 82.1 V and 76.79 V. However,
wVPIwO3D with a weak grid has the best THD results for both operation speeds according to Table 3,
as 13.15% at TP1 and 15.80% at TP2. Additionally, the ripples on DC-link voltage wVPIwO3D are
obviously better than those on wVPIw3D (158.9–225.0 V and 144.2–169.6 V). The ripple on the DC-link
voltage of the VPI based ADC with traditional SVPWM can oscillate. Lower ripples on DC-link voltage
are obtained as 158.9 V at TP1 and 144.2 V at TP2. This means that using both the 3DSVPWM and the
VPI based ADC does not provide better results of the ripple on DC-link voltage. Moreover, the FFT
results of the motor current harmonics are displayed in Table 4.
Table 4. The FFT results of the motor current.
Cases THD% (TP1) THD% (TP2)
wOVPIwO3D 41.36% 29.82%
wVPIwO3D 27.83% 20.46%
wVPIw3D 10.74% 12.07%
stiffwVPIw3D 10.84% 11.95%
From Table 4, the motor current harmonics of wVPIw3D with a weak grid or stiff grid are
acceptable. When the 3DSVPWM is enabled, the motor current harmonics are suppressed effectively
as 10.74% at TP1 and 12.07% at TP2 for Case 3 and 10.84% at TP1 and 11.95% at TP2 for Case 4.
The motor current (i_abc) waveforms of 4 cases are given in Figure 12. As seen there, Case 4
supplies the best results (g and h), thanks to virtual positive impedance-based active damping control
and 3DSVPWM under the stiff grid. Then, Case 3 gives good results (e and f), thanks to virtual positive
impedance-based active damping control and 3DSVPWM under the weak grid. Motor currents without
3DSVPWM means are seen in Case 2 (c and d). Lastly, motor currents with classical SVPWM without
VPI based ADC means (a and b) are given in Case 1.
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Figure 12. Motor current waveforms. (a) wOVPIwO3D at TP1. (b) wOVPIwO3D at TP2. (c) wVPIwO3D
at TP1. (d) wVPIwO3D at TP2. (e) wVPIw3D at TP1. (f) wVPIw3D at TP2. (g) stiffwVPIw3D at TP1.
(h) stiffwVPIw3D at TP2.
4.2. The Performance Analysis of the Grid Current THD and the Cogging Torque
Table 5 shows the analysis of the grid current THD according to the four cases of simulation results.
Table 5. The grid input current FFT results.
Cases THD% (TP1) THD% (TP2)
gridCurrent wOVPIwO3D 110.71% 98.45%
gridCurrent wVPIwO3D 54.53% 51.60%
gridCurrent wVPIw3D 47.74% 43.88%
gridCurrent stiffwVPIwO3D 48.60% 43.48%
As shown in Table 5, the grid input current FFT results are shown when the drive load is 3 kW.
The FFT results of the grid input current of Case 1 are not as expected. When the 3DSVPWM is enabled,
the THDi decreases from 51.60% to 43.88% at TP2, and it also decreases from 54.53% to 47.74% at TP1.
Although Case 4 has a better result than Case 3 at 3000 rpm, the result of Case 4 gives worse THDi
than Case 3 at 1500 rpm. The grid input current harmonics with the VPI based ADC and with the
3DSVPWM in Case 3 or Case 4 (with a weak grid or stiff grid) are acceptable. When the four cases are
compared, the THDi results of Case 3 and Case 4 are rather desirable for both operation speeds.
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The cogging torque results are given in Table 6. As seen in Table 6, the cogging torque clearly
decreases when adopting the 3DSVPWM. When Case 2 and Case 3 are compared, the cogging torque
values get lower, from 0.25170 Nm to 0.15931 Nm at 3000 rpm and from 0.33270 Nm to 0.17871 Nm.
Moreover, since the stiff grid is used, these results are 0.15285 Nm at 3000 rpm and 0.16720 Nm at
1500 rpm. In addition, the worst results are 0.28560 Nm at 3000 rpm and 0.44510 Nm at 1500 rpm from
Case 1. These results are also seen in Figures 13 and 14.
Table 6. The cogging torque results.
Cogging Torque (Nm) (TP1) Cogging Torque (Nm) (TP2)
wOVPIwO3D 0.44510 0.29560
wVPIwO3D 0.33270 0.25170
wVPIw3D 0.17871 0.15931
stiffwVPIwO3D 0.16720 0.15285
Figure 13. Cogging torque at 1500 rpm.
Figure 14. Cogging torque at 3000 rpm.
It can be seen that the cogging torque results are higher at a lower operation speed. The cogging
torque results of Case 3 and Case 4 are more preferable than those of Case 1 and Case 2. Because
the cogging torque is an important problem at low speed, the performance of the cogging torque in
Case 3 and Case 4 are desired, especially at lower speed. At the same time, the cogging torque results
of Case 3 and Case 4 at higher speed are better than those of the other cases. When both results in
the tables and the figures are compared under either a weak or stiff grid, the adoption of the VPI
based ADC and the 3DSVPWM together gives better results. The VPI based ADC ensures better
harmonics, using a more advanced modulation technique, like 3DSVPWM (0.17871–0.15931 Nm and
0.16720–0.15285 Nm). Although the ripples on the DC-link voltage of the wVPIwO3D (Case 2) are
lower without 3DSVPWM, the wVPIw3D (Case 3) and the stiffwVPIw3D (Case 4) are able to better
suppress the grid current THD, the motor current THD, and the cogging torque.
After the results are obtained, all of them are given in Figure 15.
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Figure 15. The performance difference between cases. (a) The ripples of the DC-link voltage. (b) The FFT
results of the DC-link voltage. (c) The FFT results of the motor current. (d) The grid input current FFT
results. (e) Cogging torque results.
The performance difference between cases is given in Figure 15. In this figure, the ripples of the
DC-link voltage, the FFT results of the DC-link voltage, the FFT results of the motor current, the grid
input current FFT results, and the cogging torque results are illustrated as bar graphics.
5. Conclusions
The motor drives equipped with the slim DC capacitor using the VPI based ADC and the
3DSVPWM are able to achieve lower input current harmonics and a lower cogging torque. In spite of
the decreased ripples on DC-link voltages, the grid current harmonics and the motor current harmonics
must be suppressed for the stable systems, because these harmonics result in a shorter lifetime for
the driver and the cogging torque in the PMSM. However, a slim DC-link drive may not reach the
expected performance, due to the weak grid condition. In this paper, the virtual positive impedance
based active damping control and the 3DSVPWM are employed. Under either weak or stiff grid
conditions, the four cases are clearly simulated. According to the simulation results, the performance
of the VPI based ADC and the 3DSVPWM are investigated. In spite of the ripples on DC-link voltage,
the 3DSVPWM with the VPI based ADC achieves harmonic suppression and a decreased cogging
torque. Thus, a more stable and longer lifetime driver is obtained when the VPI based ADC and the
3DSVPWM are used.
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Abstract: In this paper, a novel direct torque control (DTC) scheme based on composite active vectors
modulation (CVM) is proposed for permanent magnet synchronous motor (PMSM). The precondition
of the accurate compensations of torque error and flux linkage error is that the errors can be
compensated fully during the entire control period. Therefore, the compensational effects of torque
error and flux linkage error in different operating conditions of the PMSM are analyzed firstly,
and then, the operating conditions of the PMSM are divided into three cases according to the error
compensational effects. To bring the novel composite active vectors modulation strategy smoothly,
the effect factors are used to represent the error compensational effects provided by the applied active
vectors. The error compensational effects supplied by single active vector or synthetic voltage vector
are analyzed while the PMSM is operated in three different operating conditions. The effectiveness of
the proposed CVM-DTC is verified through the experimental results on a 100-W PMSM drive system.
Keywords: direct torque control (DTC); composite active vectors modulation (CVM); permanent
magnet synchronous motor (PMSM); effect factors
1. Introduction
Permanent magnet synchronous motors (PMSM) have a lot of merits such as high reliability,
high efficiency, simple construction, and good control performance, and thus, it has been applied
in various control systems including electrical drives, industrial applications, and medical devices
in recent years [1–7]. Direct torque control (DTC) and field-oriented control (FOC) are two widely
applied high-performance control strategies for the PMSM. Different from the decoupled-analyzing
method in FOC, torque and flux linkage are controlled directly in DTC, and therefore, the quickest
dynamic response can be obtained in the PMSM driven by DTC. However, as only six active vectors
can be selected to compensate the errors of flux linkage and torque in conventional DTC (CDTC),
the PMSM suffers from some drawbacks, such as large torque and flux linkage ripples. To improve the
steady-state performance of the PMSM, many researchers have attempted to reduce these ripples by
adding the amount of the active vectors through different methods.
With more appropriate active vectors selected in each control period, a novel DTC-fed PMSM
system is proposed on the basis of a three-level inverter [8,9], and thus, the ripples of torque and flux
linkage in PMSM can be suppressed effectively. In References [10,11], a novel DTC strategy using
a matrix converter is proposed. Four enhanced switching tables are designed for the selection of
switching states, and therefore, the ripples of the PMSM can be reduced effectively. Despite the fact
that multiple active vectors can be supplied by three-level inverter or matrix converter, the cost of the
DTC system is inevitably increased.
In fact, torque error and flux linkage error are tiny in most cases, and therefore, these errors will
be over-compensated if the selected vector is applied over the whole control period. To solve these
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problems, duty ratio modulation strategy is introduced into the DTC-fed PMSM. Different duty ratio
modulation methods for DTC (DDTC) are studied in References [12–16], and the ripples of torque
and flux linkage can be reduced effectively without degrading the fast dynamic response in CDTC.
In Reference [17], a new suboptimal control algorithm applying dynamic programming and a ramp
trajectory method is proposed to DB-DTFC. In DB-DTFC, the maximum torque changes in one inverter
switching period are used to determine the number of quantized stages for the minimum-time ramp
trajectory method. It can be found that, the error compensational effects are considered in DB-DTFC,
and therefore, torque and flux linkage command trajectories can be developed in different shapes
according to the desired objectives, and fast dynamic responses can be achieved easily.
The stator flux linkage currents are decoupled in d-q axes and controlled independently in
FOC, and thus, the outstanding operating performance of the PMSM can be obtained easily.
The decoupled-analysis method is adopted in the novel DTC based on a space vector modulation
(SVM) strategy with simple proportional-integral (PI) regulator or sliding mode observer [18–25].
With the independent control of torque and flux linkage in SVM-DTC, the amplitude and the phase
of the wanted active vector can be determined accurately, and the errors of torque and flux linkage
can be compensated precisely. However, the introduced PI regulator or sliding mode observer will
degrade the dynamic response of the system.
To improve the operation performance of PMSM effectively, a novel DTC scheme utilizing
composite active vectors modulation (CVM) strategy is presented in this paper. The compensational
effects of torque error and flux linkage error in the PMSM driven by different control strategies are
analyzed. Subsequently, the precondition of the accurate error compensation is obtained, and then,
the precondition is adopted to determine the applied control strategy for the PMSM in different
operation conditions, which is ignored in SVM-DTC and CDTC.
It should be noted that the most complicated control process is the transient-state. The large
error component should be compensated fully, and the low error component should not be
over-compensated; therefore, the duty ratio direct torque control strategy which, considering the active
angles and the impact angles in Reference [1], can be used. The effectiveness of the proposed CVM-DTC
scheme is validated through the experimental results. It should be noted that the steady-state
performance and the dynamic response of the PMSM driven by CDTC, DDTC, and SVM-DTC are also
studied in this paper.
The rest of this paper comprises the following sections. The principles of the conventional DTC
are analyzed in Section 2. The compensational effects of torque error and flux linkage error in the
SVM-DTC system are also illustrated in Section 2. The dividing process of the PMSM operation
conditions and the error compensational effect supplied by different vectors in different operation
conditions are described in Section 3 and the precondition of the accurate error compensations are also
analyzed in Section 3. The description of experimental setup and discussions on experimental results
are given in Section 4. The conclusion is analyzed in Section 5.
2. Principle of the Conventional DTC and SVM-DTC
2.1. Principle of the Conventional DTC
In the PMSM DTC system driven by a two-level voltage source inverter, eight voltage vectors
can be applied to compensate the errors of torque and flux linkage, including six active vectors Vn
(n = 1, 2, 3, 4, 5, 6) and two null vectors (V0 and V7). The spatial placements of the six active vectors in
αβ-reference frames are shown in Figure 1. The whole rotation space of stator flux linkage ϕs can be
divided into six sectors through the section boundary lines li (i = 1, 2, 3, 4, 5, 6), as shown in Figure 1.
The six sectors are represented with number “N”, and the sector vector vs. represents the active vector
in every sector which the stator flux linkage ϕs is located in.
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Figure 1. Active vectors in DTC system.
The torque error eT is obtained by the comparison between the reference value Tref and the
real-time value T. The hysteresis comparator is used to determine the property εT of torque error eT.
The property εT value is 1 or −1, which indicates torque T needs to be increased if the value of property
εT is 1, while the torque needs to be decreased if the value of property εT is −1. The determination
methods of another parameter flux linkage ϕ is in the same way. The active vector selection rules in
the SV-CDTC system are described in Table 1.
Table 1. Conventional switching table.
Sector number N
Torque (εT)
1 −1
Stator flux linkage (εF)
1 VN+1 VN−1
−1 VN+2 VN−2
2.2. Compensations of Torque Error and Flux Linkage Error in SVM-DTC System
The number and the direction of the active vectors are fixed in CDTC, and therefore, the errors of
torque and flux linkage are difficult to be compensated effectively, leading to large ripples. To improve
the steady-state performance of the PMSM, the decoupling control strategy adopted in FOC is
introduced into DTC. The PI controllers are used to obtain the amplitude of the torque vector and flux
linkage vector on the basis of torque error and flux linkage error; then, the space vector modulation
(SVM) is used to determine the precise vectors. The schematic diagram of SVM-DTC is shown in
Figure 2.
Figure 2. Schematic diagram of SVM-DTC.
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Figure 2 shows the error compensations provided by a synthesis voltage vector. It can be found
that torque error ΔT and flux linkage error Δϕ can be compensated through vectors uqs and uds,
respectively. Consequently, the synthesis voltage vector us can be obtained on the basis of the rotor
position θs. As shown in Figure 3, the voltage vectors usα and usβ will be obtained through coordinate
transformation based on us.
Figure 3. Synthesis voltage vectors in d-q reference frame.
From the aforementioned analyses, it can be observed that the switching table in CDTC is replaced
by the PI controllers in SVM-DTC. Therefore, the active vectors used to compensate the errors of torque
and flux linkage are not limited to the six basic active vectors. Additionally, the ideal steady-state
performance of the PMSM can be obtained easily. Despite the fact that the precision of the wanted
synthetic vector can be ensured with the using of SVM strategy in SVM-DTC, the dynamic response of
the PMSM is affected inevitably.
3. Analysis of Error Compensations
The ripples of torque and flux linkage in the PMSM driven by SVM-DTC are relatively minor while
the PMSM is operated in the steady-state condition. On the other hand, the dynamic performance will
be affected by the complicated calculations of the synthesis voltage vector and the over-modulation
process while the PMSM is operated in the dynamic response condition. This is the main reason
that the fast dynamic performance of permanent magnet synchronous motor driven by SVM-DTC
is degraded.
To improve the steady-state performance of PMSM, and maintain the fast dynamic response at
the same time, appropriate control strategy should be selected and applied to the system according to
the operation conditions, including CDTC, DDTC, and SVM-DTC. Therefore, the differences of the
error compensational effects provided by the synthesis voltage vector and single active vector under
different operation conditions should be analyzed firstly.
3.1. Operation Conditions
The stator flux linkage ϕs changes from ϕs1 to ϕs2 during one control period and the variation of
the stator flux linkage ϕs is Δϕs, which can be decoupled into Δϕsd and Δϕsq in the d-q axis. In this
control period, the errors of torque and flux linkage are ΔT and Δϕ, respectively. Hence, the torque
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component variation of the stator flux linkage is Δϕsq, and the amplitude component variation of the
stator flux linkage is Δϕsd, as shown in Figure 4.
The torque component variation and the amplitude component variation of the stator flux linkage
can be expressed as
Δϕsq =
2Ls
3p
· 1
ϕ f
· ΔT (1)
Δϕsd = Δϕ (2)
where Ls is the stator inductance, p is the number of pole pairs, and ϕf is the permanent magnet flux
linkage.
 
Figure 4. Analysis of error compensational effects.
The compensational effect of the stator flux linkage supplied by single active vector VN and
synthesis voltage vector us are Δϕ′s1 and Δϕ′s, respectively, as shown in Figure 5.
Figure 5. Analysis of error compensational effects.
The torque component compensation of the stator flux linkage supplied by synthesis voltage
vector us is Δϕ′sq, and the amplitude component compensation of the stator flux linkage provided
by synthesis voltage vector us is Δϕ′sd. It is obvious that the parameters of Δϕ′s, Δϕ′sq, and Δϕ′sd are
fixed during each control period in the system. While the torque error ΔT and the flux linkage error
Δϕ will vary with the variation of the stator flux linkage location in different control period. Therefore,
the real values of Δϕsq and Δϕsd are also different.
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The relationships between the real error compensations of the stator flux linkage and the errors
can be described in the following way.
First item, the actual compensations are greater than the errors:(
Δϕ′sd > Δϕsd
Δϕ′sq > Δϕsq
(3)
Second item, the actual compensations are less than the errors:(
Δϕ′sd < Δϕsd
Δϕ′sq < Δϕsq
(4)
Third item, the actual compensation of the amplitude component is less than the error while the
actual compensation of torque component is greater than the error:(
Δϕ′sd < Δϕsd
Δϕ′sq > Δϕsq
(5)
Fourth item, the actual compensation of the amplitude component is greater than the error while
the actual compensation of torque component is less than the error:(
Δϕ′sd > Δϕsd
Δϕ′sq < Δϕsq
(6)
The operation conditions of the PMSM can be divided into three items in accordance with the
errors and the actual compensations, as shown in Table 2.
Table 2. Operation conditions
Operation Conditions Reference Equation
Steady-state (3)
Transient-state (5) and (6)
Dynamic-state (4)
3.2. Error Compensation Analysis in Steady-State Case
The values of torque error ΔT and flux linkage error Δϕs are relatively low in steady-state case [6].
The angle between the stator flux linkage ϕs and the active vector VN is θ1, as shown in Figure 6.
It is also shown in Figure 6 that both the compensations of ΔT and Δϕs are bigger than the errors.
Consequently, the errors will be over-compensated if the active vector or the synthesized voltage
vector is applied during the entire control period.
Figure 6. Analysis of error compensational effects in steady-state.
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In DDTC-fed PMSM, the applied time of the active vector is modulated by duty ratio modulation
strategy. As a result, the over-compensation of the errors can be avoided; nevertheless, the fixed active
vectors limit the compensational effects.
In the PMSM driven by SVM-DTC, the adjacent active vectors VN and VN+1 are selected as the
benchmark vectors to obtain the synthesized voltage vector us. Furthermore, the applied time of VN
and VN+1 are T1 and T2, respectively. The error compensations can be evaluated by
Δϕs1 = VN · T1 (7)
Δϕs2 = VN+1 · T2 (8)
The modulation process of the active vectors can be expressed as
Δϕs1 + Δϕs2 · cos π3 = Δϕsα = Δϕs · cos θ1 (9)
Δϕs2 · sin π3 = Δϕsβ = Δϕs · sin θ1 (10)
T1 + T2 + T0 = Ts (11)
where T0 is the zero voltage vector applied time.
From the aforementioned analyses, it can be found that the errors of torque and flux linkage can
be compensated accurately through SVM strategy while the PMSM is operated in steady-state.
3.3. Error Compensation Analysis in Dynamic-State Case
The errors of torque or flux linkage may become greater in the dynamic-state while the speed or
the torque changes. As shown in Figure 7, the stator flux linkage error is Δϕs; the angle between the
stator flux linkage error Δϕs and the active vector VN is θ2. It can be found that the torque error and
the flux linkage error are greater than the error compensations.
It can be found that the torque error ΔT and the flux linkage error Δϕ cannot be compensated fully
by any single active vector or the synthesized voltage vector in the next control period. The differences
of the error compensation effect supplied by the single active vector or the synthesized voltage vector
are described in following parts.
Figure 7. Analysis of error compensational effects in dynamic-state.
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3.3.1. Synthetic Voltage Vector
The adjacent active vectors VN and VN+1 are selected as the benchmark vectors. The applied time
of VN and VN+1 are T1 and T2, respectively. Therefore, the error compensations can be calculated as
Δϕ′s1 = VN · T1 (12)
Δϕ′s2 = VN+1 · T2 (13)
Δϕ′s1 + Δϕ
′
s2 · cos
π
3
= Δϕsα = Δϕs · cos θ2 (14)
Δϕ′s2 · sin
π
3
= Δϕsβ = Δϕs · sin θ2 (15)
Since the actual compensations are smaller than the errors, therefore
T1 + T2 > Ts (16)
The applied time of the applied active vectors can be over-modulated as
T′1 =
T1
T1 + T2
· Ts (17)
T′2 =
T2
T1 + T2
· Ts (18)
The applied time of the applied active vectors can be rewritten as
T1 = k1 · Ts (19)
T2 = k2 · Ts (20)
where k1 and k2 are the duty ratio values of applied time of VN and VN+1, respectively.
Therefore, the actual compensation of the stator flux linkage in one control period is
Δϕ′sα = VN ·
k1
k1 + k2
· Ts + VN+1 · cos π3 ·
k2
k1 + k2
· Ts (21)
Δϕ′sβ = VN+1 · sin
π
3
· k2
k1 + k2
· Ts (22)
which can be simplified as ⎛⎝ Δϕ′sα = VN · Ts · ( k1k1+k2 + 12 · k2k1+k2 )
Δϕ′sβ = VN · Ts ·
√
3
2 · k2k1+k2
(23)
Therefore, the compensation of the stator flux linkage supplied by synthesized voltage vector us
can be given as
∣∣Δϕ′s∣∣ =
√
(Δϕ′sα)
2 +
(
Δϕ′sβ
)2
= VN · Ts ·
√
k21 + k1k2 + k
2
2
(k1 + k2)
2 < VN · Ts (24)
3.3.2. Single Active Vector
The compensations of the stator flux linkage supplied by adjacent vectors VN and VN+1 during
the whole control period are
Δϕ′′ s1 = VN · Ts (25)
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Δϕ′′ s2 = VN+1 · Ts (26)
Therefore, the compensations of the stator flux linkage provided by the single active vector can be
expressed as
Δϕ′′ s = Δϕ
′′
s1 = Δϕ
′′
s2 = VN · Ts (27)
The comparison result of the stator flux linkage compensations supplied by the different vectors
can be described as
Δϕ′s < Δϕ′′ s (28)
From the aforementioned analyses, it can be observed that the compensational effects of the
stator flux linkage supplied by the synthesized voltage vector is weaker than the single active vector.
Therefore, the SVM strategy is not required to compensate the errors of torque and flux linkage while
the PMSM is operated in the dynamic state. To simplify the calculations of the system, the appropriate
active vector can be selected from a conventional switching table and be used in the system over the
entire control period.
In short, CDTC strategy should be used to reduce the ripples of torque and flux linkage in the
PMSM when the PMSM is operated in a dynamic state. Hence, the delayed dynamic response caused
by the PI controller can be eliminated, and the ripples’ depressing effects of the PMSM driven by
CDTC are the same as that driven by SVM-DTC.
3.4. Error Compensation Analysis in Transient-State Case
The operation condition of the PMSM may deviate the steady-state due to external disturbance.
Therefore, the PMSM may operate in a transient-state if one parameter of torque error and flux linkage
error is large while another parameter is relatively low.
The torque error ΔT is high and the flux linkage error Δϕ is relatively low as shown in Figure 8.
The variation of the stator flux linkage is Δϕs.
 
Figure 8. Analysis of error compensational effects in transient-state.
The differences of the error compensation effect supplied by single active vector or synthesized
voltage vector are described in the following section.
3.4.1. Synthetic Voltage Vector
Figure 9 shows the error compensational effects provided by different active vectors.
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Figure 9. Analysis of error compensational effects provided by different active vectors.
As shown in Figure 9, the adjacent active vectors VN+1 and VN+2 are selected as the benchmark
vectors. The applied time of VN+1 and VN+2 are T1 and T2, respectively. Therefore, the error
compensations can be evaluated by
Δϕ′s2q · T1 + Δϕ′s3q · T2 = Δϕsq · Ts (29)
Δϕ′s2d · T1 − Δϕ′s3d · T2 = Δϕsq · Ts ≈ 0 (30)
3.4.2. Single Active Vector Vn
The stator flux linkage error Δϕs is located in the middle of error compensations Δϕ′s2 and Δϕ′s3,
as shown in Figure 9. To compensate the error Δϕsq effectively and avoid the over-compensation of
the error Δϕsd at the same time, the adjacent vectors VN+1 and VN+2 can be selected and applied to
half of the control period.
From the above analysis, it can be found that the torque error can be compensated fully supplied
by a single active vector while the PMSM is operated in the transient-state; however, the flux linkage
error cannot be compensated fully. Despite the fact that the torque error and the flux linkage error
can be compensated fully by synthetic voltage vector, the calculations of the system are inevitably
increased. It should be noted that the novel DDTC strategy based on the active angle in Reference [1]
has solved the problem while one parameter is large and another parameter is relatively small.
Therefore, the DDTC strategy can be used to improve the performance of the system while the PMSM
is operated in a transient-state.
3.5. Novel Composite Active Vectors Modulation Strategy
To improve the operation performance of the PMSM effectively, a novel composite active
vectors modulation DTC (CVM-DTC) strategy considering the precondition of the accurate errors
compensations is presented in this section. The schematic diagram of the presented CVM-DTC system
is shown in Figure 10. The parameters in CVM-DTC are defined by:
uabc: Stator voltage;
iabc: Stator currents;
UDC: DC bus voltage;
n: Actual rotor speed;
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nref: Reference rotor speed;
σ: Rotor position;
Tref: Reference torque;
ϕref: Reference flux linkage;
ΔT: *Reference torque compensation;
Δϕ: *Reference flux linkage compensation;
Vn: Single active vector;
d: Duty ratio value of applied time;
us: Synthetic voltage vector.
 
Figure 10. Schematic diagram of the CVM-DTC for PMSM.
In order to maintain the fast dynamic response in CDTC and obtain the minimum ripples of the
system, the applied control strategy should adjust according to the operation conditions of the PMSM.
The precondition of the accurate compensations of torque error and flux linkage error is that the
torque error and the flux linkage error can be compensated and fully supplied by the applied active
vector in the whole control period. However, this precondition is ignored in the SVM-DTC system.
Therefore, the torque error and the flux linkage error will be analyzed through decoupled calculations
through PI controllers, while the compensational effects of the stator flux linkage in SVM-DTC and
CDTC when the PMSM is operated in non-steady-state are nearly the same. As a result, the error
compensational effects are not satisfied and the dynamic response will be affected without considering
the operation conditions of the PMSM.
3.6. Determining of the Operation Condition through Effect Factors
The relationship between the active vector Vn and the stator flux linkage variation Δϕs in each
control period is
Δϕs = Vn · Ts (31)
During the whole control period, the max compensations of Δϕsq and Δϕsd can be expressed as
Δϕsq−max = Δϕs = Vn · Ts (32)
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Δϕsd−max = Δϕs = Vn · Ts (33)
The max compensation of the torque is
ΔTmax =
3p
2Ls
· ϕ f · Vn · Ts (34)
And the max compensation of the flux linkage is
Δϕdmax = Vn · Ts (35)
Defining the reference values of torque variation and flux linkage variation are ΔT* and Δϕ*,
respectively, which can be expressed as
ΔT∗ = ΔTmax =
3p
2Ls
· ϕ f · Vn · Ts (36)
Δϕ∗ = Δϕdmax = Vn · Ts (37)
The effect factors of torque and flux linkage are kT and kϕ, respectively, which can be given as
kT =
ΔT
ΔT∗ (38)
kϕ =
Δϕ
Δϕ∗ (39)
The introduced effect factors can be obtained through the errors and the reference values of the
variation in any control period. The operation conditions of the PMSM can be classified into three
cases: steady-state, transient-state, and dynamic-state. The relationships between the effect factors and
the operation conditions are shown in Table 3.
Table 3. Effect factors for different operation conditions.
Effect Factors
Operation Conditions
kT kϕ
(−∞, −1)
(−∞, −1) Dynamic-state
(−1, 1) Transient-state
(1, +∞) Dynamic-state
(−1, 1)
(−∞, −1) Transient-state
(−1, 1) Steady-state
(1, +∞) Transient-state
(1, +∞)
(−∞, −1) Dynamic-state
(−1, 1) Transient-state
(1, +∞) Dynamic-state
4. Experimental Analysis
4.1. Experimental System Setup
Experimental studies are carried out on a 100-W PMSM drive system to validate the feasibility
and effectiveness of the proposed CVM-DTC strategy. The experimental hardware setup is illustrated
in Figure 11. The parameters of the PMSM are given as follows: Rs = 0.76 Ω; Ls = 0.00182 H; the number
of pole pairs p = 4. The DC voltage is 36 V. This study compares the steady-state and the dynamic
response performance of CDTC, DDTC, SVM-DTC, and CVM-DTC. The experiments are implemented
in a TMS320F28335 DSP control system with a sampling period of 100 μs.
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Figure 11. Experimental setup of control system.
4.2. Steady-State Performance
The steady-state performances of CDTC, DDTC, SVM-DTC, and CVM-DTC are compared under
the same operating conditions. The PMSM is operated at 500 rpm and the reference values of torque
and flux linkage are 0.8 N·m and 0.3 Wb, respectively. The torque and flux linkage waveforms of the
PMSM are driven by different control strategies as shown in Figure 12.
From these experimental results, it can be found that the torque ripples of CDTC, SV-DDTC,
SVM-DTC, and CVM-DTC are 0.56, 0.4, 0.32, and 0.34 N·m, respectively, and the flux linkage ripples of
the four control system are 0.08, 0.06, 0.04, and 0.038 Wb, respectively. Therefore, compared with CDTC,
DDTC and SVM-DTC can reduce the torque ripple by at least 28% and 42%, respectively, and reduce
the flux linkage ripple at least 25% and 50%, respectively. While the steady-state performances of the
PMSM driven by CVM-DTC in the setting operation conditions are nearly the same as SVM-DTC.
The experimental results show that the errors of torque and flux should be compensated through
SVM-DTC strategy, which indicates that the applied control strategy in CVM-DTC in the steady-state
condition is appropriate.
 
(a) 
 
(b) 
Figure 12. Cont.
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(c) 
 
(d) 
Figure 12. Experimental torque and flux linkage of the PMSM when using: (a) CDTC; (b) DDTC;
(c) SVM-DTC; (d) CVM-DTC.
4.3. Dynamic Performance
To validate the fast dynamic response of the proposed novel CVM-DTC, the speed responses of
the PMSM driven by the four control strategies are tested when the torque is set as 0.5 N·m. In these
tests, a step change from 200 to 400 rpm is applied on the speed reference, as shown in Figure 13.
 
(a) 
 
(b) 
 
(c) 
 
(d) 
Figure 13. The speed trajectory from 200 rpm to 400 rpm when using: (a) CDTC; (b) DDTC; (c)
SVM-DTC; (d) CVM-DTC.
It can be seen that the ripple of the rotor speed is 35 rpm when using CDTC, while the speed ripples
of the PMSM can be reduced to 30, 25, and 24 rpm with the use of DDTC, SVM-DTC, and CVM-DTC.
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Moreover, the settling times of the rotor speed using the four different control strategies are 0.013,
0.012, 0.019, and 0.012 s.
Therefore, the main advantage of CDTC, i.e., the fast dynamic response, is maintained in
CVM-DTC. The experimental results show that dynamic response has a higher priority than ripples
in dynamic-state condition, hence, DDTC or SVM-DTC should be abandoned. In short, the applied
control strategy in CVM-DTC in the dynamic-state condition is appropriate.
5. Conclusions
The precondition of the accurate compensations of torque error and flux linkage error is considered
in the proposed novel CVM-DTC scheme in this paper, which is ignored in CDTC and SVM-DTC.
Therefore, the compensational effects of torque error and flux linkage error provided by the single
active vector or synthetic voltage vector in different operation conditions are analyzed firstly, and then,
the operating conditions of the PMSM are divided into three cases according to the compensational
effects (effect factors). To improve the performance of the PMSM effectively, the applied control strategy
for the PMSM in different sampling periods will vary on the basis of the introduced effect factors.
Experimental results clearly indicate that the novel CVM-DTC scheme exhibits excellent control of
torque and flux linkage with lower steady-state ripples when compared to CDTC and DDTC, and faster
transient response performances when compared to SVM-DTC.
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Abstract: Line start permanent magnet synchronous motors (LS-PMSM) are preferred more and more
in industrial applications, because they can start on their own and because of their high efficiency.
In this study, a new LS-PMSM rotor typology is suggested, which is modelled using surface mount
permanent magnets, in which two different slot types have been used together. The rotor of an
asynchronous motor on the industrial market in the IE2 efficiency segment has been remodeled in
the study, resulting in an increase in motor efficiency from 85% to 91.8%. A finite elements software
was used for determining motor design and performance, in addition to analytical methods.
Keywords: line start; permanent magnet; synchronous motor; efficiency motor; rotor design
1. Introduction
Electrical motors have the highest share in electrical consumption for industrial and home
applications. Therefore, there are many studies in literature that focus on making electrical motors
more efficient. In addition to the electricity consumed by the electrical motors used in all fields,
the resources used for motor manufacture are also another significant issue [1,2]. The use of a motor
with a large core for obtaining the desired shaft power increases the material used for producing the
motor, thereby directly affecting production cost [3].
There are many products that can respond to the operating conditions in the current electrical
motors market. A necessity has emerged for regulating the electrical motor market with various
standards, as there are many different products in the market with different brands that can replace
one another. Many regulations are ongoing regarding the frame dimensions, operating characteristics,
and operating conditions for these electrical motors, which are put on the market with standards that
are also accepted by electrical motor producers [4]. Many standards, such as EPAct (1992), CEMEP
(1998), and IEC 60034-2-1/60034-30-1 (2008), until now, have been suggested to arrange the market and
increase product mobility [4,5]. Moreover, now, more efficient motors with a higher performance can be
put on market, with the developing technology and the revisions that are made in the standards subject
to these changes. According to the widely accepted IEC electrical motor standards, motor efficiencies
are classified as IE1 for standard efficiency, IE2 for high efficiency, IE3 for premium efficiency, and IE4
for super premium efficiency [6].
Induction motors (IMs), which are preferred because of their robustness and requirement for
less maintenance are put on the market with an efficiency of IE3 and below. It is not possible to
produce these motors with an efficiency above IE3 because of technological and material limitations [7].
However, high-power electrical motors can be produced, which provide a higher efficiency and power
factor by placing high performance permanent magnets on the IM rotor, the cost of which continues
to decrease every day [8]. These motors with a permanent magnet in their rotor and an IM squirrel
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cage are known in the literature as line start permanent magnet synchronous motors (LS-PMSM).
In addition to being robust and requiring less maintenance, like IMs, LS-PMSMs are also able to
provide efficiencies of above IE3, thanks to the permanent magnets in their rotor [9].
While the LS-PMSM may start asynchronously via direct power from the line, like IMs, because
of the squirrel cage in their rotors, contrary to IMs, which generate variable rpm subject to load, they
can continue to operate at a constant speed after reaching a synchronous speed. A rotor current is not
induced on the cage, as the squirrel cage does not cut off the stator magnetic field in the motor, which
continues to rotate at a constant speed (synchronous speed) because of the effect of the extra magnetic
flux generated by the permanent magnets, which leads to reducing the electromagnetic losses on the
rotor to an almost non-existing level (when harmonics are considered) [10,11].
The LS-PMSMs, which can run up with the cage torque generated by the aluminum start winding
(squirrel cage) in their rotor, are able to generate an opposite braking torque thanks to the permanent
magnets placed on the rotor. Thus, the electromagnetic torque generated by the motor during the
synchronization period is comprised of two torques, as the cage torque (Tc) and magnet torque, which
is in the opposite direction (Tpm). The Tc and Tpm torque components generated at the time of starting
are expressed by Equations (1) and (2), respectively [12–14].
Tc =
p
2
m
ws
{ (
X2d − X2q
)
I2d I2q+
Xmd Id I2q − Xmq Iq I2d + E0 I2d
}
(1)
Tpm =
p
2
m
ws
{
Xmd I f m Imd +
(
Xd − Xq
)
Imd Imq
}
(2)
The total electromagnetic torque (Te) can be determined using Equation (3).
Te =
p
2
m
ws
{ (
Xd − Xq
)
Id Iq+
Xmd I2d Iq − Xmq I2q Id + E0 Iq
}
(3)
Figure 1 shows the torque components of the LS-PMSM. The dotted curve in the figure represents
the torque generated by the start cage without a permanent magnet (Tc), and the dashed line represents
the braking torque generated by the permanent magnets (Tpm). The asynchronous torque (Tasyn)
generated by electromagnetic torque (Te), which is the sum of Tc and Tpm, is represented by a normal
line. The cage torque (Tc) should overcome the braking torque (Tpm) generated by the permanent
magnets, the load torque (TL), and motor inertia (Jm) in order for the synchronization process in
LS-PMSM to be successful.
Figure 1. Torque components of the line start permanent magnet synchronous motors (LS-PMSM).
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The successfully synchronized motor passes on to a steady state operation in order to continue
rotating at a synchronous speed. The torque generated because of the currents during the steady state
operation is as given in Equation (4).
Tsyn =
p
2
m
ws
{
E0 Iq + Id Iq
(
Xd − Xq
)}
(4)
In addition, if the angle between the EMF and terminal voltage is denoted by β, the synchronous
torque when the resistances are neglected can be expressed as in Equation (5).
Tsyn =
p
2
m
ws
{
E0Vph1
Xd
sin β +
V2ph1
2
(
1
Xq − 1Xd
)
sin 2β
}
= T1 sin β + T2 sin 2β
(5)
There are many studies in the literature for improving the start performance of LS-PMSMs under
different loads and line voltages, and for ensuring that the motor operates more efficiently after
synchronization. It is observed that these studies have focused on improving the motor dynamic
model, which expresses the operating characteristic of the motor better, as well as the determination
and optimization of the design parameters with an impact on the synchronization performance of the
motor [15–19].
A new LS-PMSM rotor design is presented in this study, with a high producibility, low cost,
high efficiency, and with low maintenance requirement. A new squirrel cage using two different
slot structures for improving motor run up and synchronization performance, along with surface
mount permanent magnets, have been used in this suggested rotor design for increasing performance.
The purpose of the study is to remodel the rotor of an already existing IM with IE2 1500 rpm 5.5 kW
rated power. The ANSYS® Electromagnetics Suite finite elements software environment, which has
proven itself in academic studies, was used for modelling the motor, in addition to the analytical
models. The MathWorks Inc. MATLAB® development environment was also used in addition to
Electromagnetics Suite for determining the motor performance characteristics, as well as for the
optimization studies.
2. LS-PMSM Design
The IM design process is quite complex, but it has been discussed many times in the literature.
LS-PMSMs are structurally similar to IMs to a great extent; however, their design process is more
complex because of the inclusion of permanent magnets in their structure. It is a preferred method of
LS-PMSM design to initially design the IM that will provide the desired power, and then placing the
permanent magnets to the rotor [19–22]. Works for improving the slot and magnet design should be
carried out in order to reach the desired motor design. Figure 2 shows the optimal LS-PMSM design
algorithm [20,23].
It is very practical to start the design process by first determining the main dimensions of the
motor (stator outer diameter, Dso; stator inner diameter, Dsi; stack length, l; and air gap, δ). The air
gap power of the motor can be determined subject to the output power of the motor, after the main
dimensions of the motor have been determined. Stator winding and slot design can be carried out
using the determined airgap power (SGAP). Finally, the rotor design is carried out to complete the
design process.
The primary goal in LS-PMSM design is to ensure that the motor can synchronize by itself.
The synchronization performance should be reevaluated by updating the permanent magnet and
starting the winding design of the motor, which failed in the synchronization process. The shaft
torque characteristic and efficiency during the steady state operation are controlled for the motor,
which provides a satisfactory synchronization performance. The design process should be repeated
by updating the main dimensions of the motor and/or the permanent magnet design for the motor
designs with an unsatisfactory torque characteristic or efficiency.
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Figure 2. Optimal LS-PMSM design algorithm.
2.1. Determining the Main Dimensions of the Machine
Determining the main dimensions of the LS-PMSM should be carried out in an attentive manner.
It becomes very easy to place the permanent magnets and slots to the main motor core when the motor
core is selected as larger than necessary. However, this preference leads to the use of more production
(lamination steel, aluminum, copper, etc.), thereby resulting in a motor design with a heavier core and
a larger production cost. It may become a problem to fit a slot design and permanent magnet that will
meet the desired airgap power if the motor core is selected as being smaller than necessary. When
it is considered that the motor core is affected by the magnetic field in addition to the magnetic flux
generated by the permanent magnets, especially the stator yoke, the saturation increases excessively,
thereby leading to a significant decrease in motor efficiency. Finally, the accordance of the selected
motor core dimensions with the standard frame dimensions is important for the compliance of the
design with the standards.
In this study, the stator design was obtained from a current industrial IEC standard compliant
IM. Thus, the main dimensions of the motor were determined by taking the stator design as reference.
Therefore, it was ensured that the new design is compliant with the IEC motor standards. The main
reference motor dimensions in the study have been given in Table 1.
Table 1. Main dimensions of the reference motor.
Frame Output Power, Pn Stack Length, l Stator Outer Dia, Dso Stator Inner Dia, Dsi
132 s4 5.5 kW 125 mm 200 mm 125 mm
Dso, Dsi, and l are already known in the study, as the stator design has been directly taken from
a standard IM (Table 1). Additionally, the air gap has to be re-determined for the new rotor design.
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Equation (6) is used in the literature [20] for determining the air gap in the machines with two or
more poles.
δ =
(
0.1 + 0.012 3
√
Pn
)
10−3m (6)
The air gap, δ, stated here, is the ideal value required for the modeling of standard IM. As surface
mount permanent magnets are used in this study, the risks for braking the torque generated by the
magnets and the demagnetization of the permanent magnets increase when the air gap that is selected
is very small. Therefore, it may be necessary to select this value as greater than the analytical values.
Another parameter that should be set during the design process is the targeted flux density for the
air gap (Bδ). It is suggested [24] that the air gap flux density should be between (0.7–0.9 T). This value
is taken into consideration when modeling the rotor cores and determining the dimensions of the
permanent magnets.
2.2. Stator Design
This study aims to make an industrial asynchronous motor more efficient only by redesigning its
rotor. For this purpose, the stator design was taken from a 5.5 kW IE2 asynchronous motor. Details
regarding the 36-slot stator design have been given in Table 2.
Table 2. Stator design details.
Winding
Layer
Winding
Type
Conductor
per Slots
Coil Pitch
Number
of Strands
Wire Size Steel Type
Number
of Slots
2 Whole-Coiled 28 7 3 0.9116 M330 50A 36
The label information for the standard IE2 IMs taken as reference have been given in Table 3.
Table 3. Label information for the reference motor.
Output
Power
Rated
Current
R.P.M.
min−1
Power
Factor
Eff. %
Starting
Current
Rated
Torque
Starting
Torque
Weight
5.5 kW 11.8 A 1440 0.83 85 7 p.u. 36.5 Nm 2.3 p.u. 63 kg
2.3. Rotor Design
The rotor design for LS-PMSM can be examined under the two main headings of slot design and
permanent magnet design. Determining the preferred rotor topology first, during the design process,
followed by the design of start windings, and finally the placement of the required permanent magnets
to the rotor core, makes the design process very practical. Many different rotor designs have been
presented for LS-PMSM development until today [25–28]. It can be observed in the studies carried out
that surface PM or interior PM type designs may be preferred [29,30]. Placing the slots on the regions
left over from the permanent magnet may be problematic in designs, such as in interior PMs, where
permanent magnets are placed away from the air gap. It may be necessary to readjust the slot design
so as to reduce the slot height, especially in designs where permanent magnets are positioned behind
the slot. In addition, part of the magnetic field generated by the permanent magnets placed away from
the air gap only close in the rotor, thereby resulting in losses in the magnet magnetic field leading to an
overheating of the rotor. This undesired situation is overcome by placing a flux barrier at the magnet
tip. This brings forth the necessity to leave an additional space on the rotor core for the flux barrier.
Placing the permanent magnet on the rotor core without deforming is another problem that needs to
be overcome. However, it has been observed in the studies carried out that interior PM typologies are
preferred more, as there is a lower risk for the permanent magnets to be deformed while the motor is
in operation [25–28].
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A new surface permanent magnet topology has been preferred in this study, which is to place the
desired number of permanent magnets on the rotor. Also, it is more flexible with regard to the slot
design. Thanks to this preference, it has been possible to place the permanent magnets on the rotor
core without any deformation. In addition, the permanent magnet magnetic flux losses have been
minimized and they have been directed to the airgap. Of course, this has led to giving more attention
to the rotor cage design in order to ensure that the permanent magnets that are closer to the air gap
do not have an adverse impact on the motor start. The torque fluctuations due to the impact of the
permanent magnets are another issue that should be taken into consideration [31,32].
The most important issue that requires attention in the design of the surface mount permanent
magnets is to select the magnet dimensions (thickness and height) properly. While a very thin
permanent magnet preference leads to an increased risk of demagnetization, a thick permanent magnet
preference results in the braking torque generated by the permanent magnet to have an adverse impact
on the motor start [22,33].
The leakage flux and fringing effects may be neglected when it is taken into consideration that the
flux generated by the permanent magnets in the surface mount permanent magnet motors directly
passes onto the air gap, thus it is accepted that φδ = φpm. Thereby, Equations (7) and (8) can be
written [33].
hmag = − (Hδδ)Hmag (7)
tmag =
Bδ
μrμ0
δ
Hmag
(8)
The rotor bar and end ring circuits to be used in dimensioning the motor start windings can be
determined by way of Equations (9) and (10) [24].
Ir =
zQs
a
Qs
Qr
Is cos ϕ (9)
Iring =
Ir
2 sin
(
πp
Qr
) (10)
where
Is =
Pn
mηVph1 cos ϕ
(11)
As a result, the acquired rotor bar and end ring area can be calculated via Equations (12) and (13),
respectively.
Scr =
Ir
Jr
(12)
Scring =
Iring
Jring
(13)
where Jr and Jring indicate the rotor bar and end ring current densities, respectively. It is suggested
in the literature [24] that this value should remain between the 3–6.5 A/mm2 interval for aluminum
rotor cages.
In light of the acquired data, the rotor tooth width, btr, can be calculated as given in
Equation (14) [20].
btr ≈ BδKFeBtr τr (14)
The LS-PMSM’s may start by overcoming the motor inertia and the braking torque generated
by the permanent magnets. This puts forth the necessity for a high-performance cage design in order
to prevent the motor from having synchronization problems. In addition, the start windings have
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to re-synchronize the motor in case the motor speed is below the synchronous speed at the time
of starting.
The slot structures that determine the motor torque characteristic are standardized by NEMA with
class A, B, C and D [34]. According to the NEMA standard classes A and B are used in general purpose
motors. Also, Class C and D are preferred in applications requiring higher starting torque. As a result,
a new rotor typology making use of both of the slot types is suggested in this study, to ensure that
both the motor start and synchronization performances are high (Figure 3).
Figure 3. Suggested rotor design.
A total of 16 NEMA D class upper slots have been placed near the permanent magnets in the
suggested model, by taking into consideration the speeding characteristic of LS-PMSM. In addition,
12 NEMA B class lower slots have been placed under the permanent magnets, in order to help
re-synchronization in case the motor drops below the synchronous speed during steady state operation,
and also in order to support the motor start. Care was also given to ensure that the cross-sections of
both slot types are as close to each other as possible, for ensuring the homogeneous distribution of the
rotor current induced on the start windings to the rotor bars. As was the case for the stator, M330 50A
steel material was used for the rotor as well during the design procedure. Also, N45SH neodymium
magnets are preferred for PM design.
2.4. Optimization of the Suggested Design
The motor operating characteristic in the LS-PMSM design depends to a large extent on the
permanent magnet and slot design. So much so that a significant increase in the motor performance
can be attained with a permanent magnet design with the correct geometrical position and geometry,
in addition to reducing the cogging. In addition, determining the proper rotor slot geometry is another
important issue to ensure that the motors start themselves.
It can be seen in Figure 4a that the analytically designed model has been synchronized successfully
at 150 ms. The shaft torque generated by the motor during starting (0–150ms) and steady state
(150–200 ms) periods can be seen in Figure 4b. The Tripple = 19.98 (SI) generated during the steady
state operation indicates that an excessively vibratory shaft torque has been generated (the SI unit
corresponds to TRMS/Tmean). The stator current and motor efficiency were determined during the
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steady state operation as Is = 9.6 A and η = 91.14%, respectively. When this efficiency value is compared
with the 85% value obtained with the standard IM rotor, it can be observed that an efficiency increase
of 6.14% has been attained. IE3 efficiency levels have been reached with this efficiency value, obtained
using the analytically modelled design without any optimization.
(a) (b) 
Figure 4. TL = 35 Nm; Jm = 1 p.u. Starting process of the analytical model: (a) speed characteristic and
(b) torque characteristic.
The objective with the optimization studies carried out was to ensure that the motor efficiency
exceeds 91.9% (IE4), by determining the proper design parameters. The optimized design parameters
can be seen in Figure 5.
 
Figure 5. Design optimization.
Mt and Mw in Figure 5 stand for the magnet thickness and width, respectively; Bs0 denotes the
slot gap for the rotor upper slots; Hs represents the slot depth; and Bs1 denotes the slot diameter.
Finally, the rotor diameter (RO) was also included in the optimization studies for determining the
optimum air gap value. The parameters used in the optimization study are shown in Table 4 together
with their min. and max. values.
Table 4. Design parameters used for the optimization of the model.
Design Parameters Initial Value Min. Max.
Mw 41◦ 36◦ 42◦
Mt 4.7 mm 4 mm 5 mm
Bs0 1.5 mm 1 mm 2 mm
Bs1 9 mm 8 mm 9 mm
Hs 0.5 mm 0.25 mm 1.2 mm
RO 61.5 61 mm 62 mm
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2.4.1. Optimization of the Model Suggested via Genetic Algorithm
It can be observed when studies on geometric optimization are examined, that, in general,
the genetic algorithm (GA) is used for determining the optimum data from among large data sets.
GA has also been preferred in this study during the optimization work carried out for determining the
motor design parameters with the targeted efficiency characteristics.
The cost function obtained as a result of optimization via the genetic algorithm has been presented
in Figure 6 as a graph. As can be seen from the graph, the targeted efficiency (92%) was reached after
383 evolutions.
Figure 6. Cost function.
Figure 7 shows the design parameters processed via GA and the distribution of the parameters.
It can be understood upon examining the graph that the values of Bs1, Hs, RO, Mt, and Mw do not have
a homogeneous distribution, and the optimization study has focused more on certain value intervals.
In addition, the graph presented indicates that the impact of the Bs0 value on motor performance is
quite low. In conclusion, the targeted efficiency was reached as a result of GA optimization at around
Bs1 = 8.5 mm, Hs = 1 mm, Bs0 = 1.79 mm, Mt = 4.48 mm, Mw = 40.5◦, and RO = 61.30 mm. Moreover,
the torque ripples generated by the motor have been decreased down to about Tripple = 7.09 (SI), and
the motor rated current was determined as IA = 9.26 A. Table 5 summarizes the change in the design
parameters and motor operating characteristic as a result of the GA optimization.
Table 5. Change in design parameters and motor efficiency after genetic algorithm (GA) optimization.
Design Parameters Before GA Optimization After GA Optimization
Mw 41◦ 40.5◦
Mt 4.7 mm 4.48 mm
Bs0 1.5 mm 1.79 mm
Bs1 9 mm 8.5 mm
Hs 0.5 mm 1 mm
RO 61.5 61.30 mm
η 91.14% 92%
Tripple 19.98 (SI) 7.09 (SI)
IA 9.6 A 9.26 A
A significant number of analyses were carried out during the optimization studies for reaching
an optimum rotor design with a high efficiency. The motor design was evaluated as being two
dimensional during the analyses carried out, as it delivers faster solutions, and the analyses were
finalized with a Maxwell 2D Transient solver. A Maxwell 3D Transient solver was used during the
next stages of the study for a more detailed examination of the model obtained with a high efficiency
via GA.
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Figure 7. Distribution of genetic algorithm (GA) analysis parameters according to the number
of evolutions.
The torque ripples in the motor shaft torque resulted in Tripple = 19.98 (SI) in the model, whereas
this value was decreased to Tripple = 7.08 (SI) in the new design. Optimization works were carried
out for the optimization of this value, which was still quite high in the later stages of the study.
The component generated especially in the pole transitions generates ripples in the torque, because
of the interactions between the permanent magnets and the stator tooth in LS-PMSM’s [35]. It was
observed that when the studies for reducing the ripples in the torque were examined, the focus was
on the optimization of the stator tooth and/or permanent magnets, production of the skewed stator,
or rotors [36–40].
Embedding the permanent magnets to the rotor core in order to decrease their interaction with
the stator tooth is a widely used method for optimizing the permanent magnets so as to reduce
torque ripples. However, this method cannot be applied on rotor topologies with a surface mount PM.
In addition, it is not possible to update the stator slot and tooth structure, as the stator design was
taken from an already existing IM.
On the other hand, producing skewed permanent magnet rotors makes it more difficult to place
the magnets inside the rotor core, which increases the production costs. Therefore, the focus was on
producing a skewed stator core for reducing ripples in torque. Thus, it was aimed at reducing the
ripples in the torque by only producing a skewed core without any changes in the stator slot and
tooth design.
2.4.2. Reducing Ripples in the Torque Using Skewed Stator
The graph in Figure 8 shows the Tripple values generated by the motors modelled with different
stator skew angles. It can be seen in the graph that there is no linear relationship between the
Tripple values, however the lowest Tripple values could be generated as Tripple(skew9)= 4.48 (SI),
Tripple(skew13) = 2.9 (SI), and Tripple(skew15) = 4.39 (SI). It can also be seen from the graph
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that the highest efficiency values were obtained as η (skew7) = 91.33%, η(skew8) = 91.29%, and
η (skew13) = 91.28%.
Figure 8. Ripple and efficiency obtained for different stator skew angles.
As can be seen in Figure 9, showing the impact of s stator skew angle on the motor synchronization
performance, the motor has the highest synchronization performance at angles of skew0 and skew8.
However, the high torque ripples of around Tripple = 7 (SI) are generated for both skew angles, which
results in an unacceptable decrease in the motor shaft torque quality. In addition, it was also observed
that motor efficiency and performance decreased significantly for skew15 at which a satisfactory
decrease in the torque ripple was obtained. In conclusion, skew13 was preferred as the stator skew
angle, because of its satisfactory synchronization performance and lowest torque ripples.
Figure 9. Motor synchronization performance for different stator skew angles.
Cogging torque is a torque effect that is generated in the motor shaft, which prevents the rotation
of the motor shaft—the impact of which is felt when the motor is idle. This torque component generated
because of the permanent magnets on the rotor core is a factor that results in the decrease in the quality
of the shaft torque generated by the motor. Figure 10 shows the cogging torque for the skew0 and
skew13 angles, which is generated during the 30◦ rotation of the motor. As can be seen in the graph,
the cogging torque is reduced significantly (67.7%) with a skewed stator motor design. The graph
in Figure 11 shows the electromagnetic torque generated by the motor for skew angles of skew0 and
skew13. As can be seen from the graph a significant improvement in motor torque quality has been
attained by preferring skew13 angle.
320
Electronics 2019, 8, 25
Figure 10. The cogging torque generated during a 30◦ rotation of the motor for skew0 and skew13
skew angles.
Figure 11. Change in electromagnetic torque subject to rotor revolution generated by the motor for
skew0 and skew13 angles.
2.5. Analysis of the Suggested Model
At this stage of the study, the performance characteristic will be examined for the motor design
with a stator having a skew angle of skew13, modelled using the suggested rotor topology. The most
important problem with LS-PMSM’s is the braking torque generated during operation, because of
the permanent magnets. This results in issues such as the LS-PMSM’s becoming too sensitive to
circumstances, such as the overloading of the motor. Figure 12 shows the starting performance under
different motor loads for the skewed stator model suggested. As can be seen from the graph, the motor
can reach a synchronous speed of 1500 rpm in 0.3 s at TL = 35 Nm (Full Load). An overloading of 14%
(TL = 40 Nm) results in the failure of the motor synchronization process.
Figure 12. Starting performance for the suggested model with skewed stator under different
motor loads.
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The graph in Figure 13 shows the current and efficiency values subject to load torque. It can
clearly be seen from the graph that the current drawn when the motor is idle is around IA = 2.3 A.
This value increases up to IA = 9.84 A at an overloading of 40 Nm. The current drawn at 14 of the load
is 2.8 A and 4.3 A at 12 loading. Motor efficiency at
1
4 loading increased up to 86% and up to 91% at
1
2 ,
whereas a maximum value of 91.28% was reached at full load.
Figure 13. Current and efficiency values obtained from the motor subject to load torque.
Figure 14 shows the meshed model of the 14 suggested LS-PMSM. The Tetrahedra mesh structure
was used in the simulation analyses. The number of small regions formed in this structure is directly
related to the closeness to the correct result. A total of 173,665 regions were created as a result of the
mesh processing. While a total of 35,569 regions existed in each stator; 26,133 regions were consisted
in the rotor, bar, and magnets. The rest of the regions are located in the defined windings, band,
inner-outer regions, and shaft regions.
 
(a) (b) 
Figure 14. The meshed model of the LS-PMSM with suggested rotor design: (a) rotor and (b) stator.
Figure 15a shows the flux densities in the stator and rotor core during the steady state operation
of the motor. As can be understood from the presented figure, the magnetic flux can penetrate deep
into the rotor core at high speeds, because of the low frequency of the rotor, which results in an active
motor synchronization at lower slots. In addition, it also makes it more difficult for the motor to
decrease from a synchronous speed. Even though it is observed in the graph that the flux densities
remain in safe limits at the rotor and stator yokes, it can also be observed that the flux accumulations
that develop during the steady state period do not exceed the value of 1.9–2 T.
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(b) 
Figure 15. Field reports of the LS-PMSM with suggested rotor design: (a) flux distributions at the stator
and rotor cores in steady state operation and (b) vector distribution.
Also, Figure 15b shows the vector distribution of the 14 suggested model in 2D. As can be seen in
the figure, the magnetic flux around the upper slots, lower slots, permanent magnet, and the rotor
yoke changes easily.
2.6. Analysis of the Suggested Model Under Quadratic Load
The starting performance of the model, which is suggested with Figure 12 in the previous section,
was discussed under a constant load; it has been observed that the suggested motor cannot be
synchronized under a constant load of TL = 40 Nm. This result, which has been acquired from analysis
studies, is quite low if compared to the 230% of the starting torque generated by the reference motor.
The load torque increases with the proportion of the square of the rotation speed in the applications
where the flow power is required, such as centrifugal pumps, fans, and blowers (Equation (15))
TL = kω2 (15)
A superior performance can be obtained in the applications that have a square load profile,
by using LM-PMSM, which offers a low starting performance under a constant load. The starting
performance under the TL = 35 Nm constant and square load of the suggested model in Figure 16
was compared. As it can be understood from the figure, the motor with a low performance under a
constant load can offer superior performance under a square load. It can be seen the suggested model
in Figure 17 can be synchronized in 200 ms up to TL = 87.50 Nm (250% rated torque) loads successfully.
Figure 16. Starting performance under TL = 35 Nm constant and square load of the suggested model.
323
Electronics 2019, 8, 25
Figure 17. Starting performance under different square loads of the suggested model.
3. Conclusions
In this study, the rotor of a motor with a 5.5 kW power 4–pole IE2 efficiency class is remodeled
using PM. Analytical methods and finite element analysis software environment were used in the
modeling. As the stator section of the designed motor was obtained from an industrially marketed
product, the rotor was designed using an accordant stator inner diameter and stack length values,
thereby resulting in the designed motor operating in accordance with the other asynchronous motors
with the same power. Works were carried out during the study for improving the torque ripples
generated by the motor in LS-PMSM, which resulted in a significant decrease in the shaft torque quality.
The best design parameters were determined via GA. An increase in the motor efficiency (of 6.28%)
was obtained by redesigning the rotor of a motor in the moderate efficiency segment. A rotor design
was suggested that can operate with IM, with the same power, as a result of using a compatible stator
inner diameter and stack length. A new rotor topology with two different slot types as an upper and
lower was suggested as a result of the design studies carried out. A satisfactory starting performance
was obtained with the suggested topology. A new rotor design was introduced in the industrial pump
and fan applications. In addition, a surface mount PM was used in the design of the suggested model,
thereby eliminating problems such as the placement of the PM in the rotor core, which poses a difficult
problem for motors with interior PMs.
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Nomenclature
m, p: Number of phase and pole
Pn, ws: Output power and stator angular speed
Xd, Xq, X2q, X2q: Leakage reactances (the suffix “2” refers to the rotor)
Id, Iq, I2d, I2q: Axis current (the suffix “2” refers to the rotor)
Xmd, Xqm: Magnetizing reactances
Imd, Iqm: RMS of d- and q-axis currents
E0, I f m, Vph1: Excitation voltage, excitation current, and phase voltage
Tc, Tpm, Te: Cage torque, permanent magnet torque, and total electromagnetic torque
Tasyn, Tsyn: Asynchronous torque and synchronous torque
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Jm, TL, k: Motor inertia, load torque, and square load profile coefficient
β: Angle between EMF and terminal voltage
Dso, Dsi, RO: Outer and inner diameter of stator, rotor diameter
l, δ: Stack length and air gap
Bδ, SGAP: Air gap flux density and air gap power
φδ, φpm: Air gap flux and permanent magnet flux
hmag, tmag: Permanent magnet height and thickness (in calculations)
Mt, Mw: Magnet thickness and width (in optimization study)
Hδ, Hmag: Field strength of the air gap and field intensity of the permanent magnet
μ0, μr: Permeability of air and relative recoil permeability
Is, Ir, Iring: Stator, rotor, and end ring current
Qs, Qr: Number of stator and rotor slots
zQs , a: Number of conductors in a slot and parallel paths in a stator winding
η, cos ϕ, IA: Efficiency, power factor, and rated current
Scr, Scring: Cross-sectional area of rotor bar and end ring
Jr, Jring: Rotor and end ring current densities
btr, τr, KFe: The rotor tooth width, rotor slot pitch, and the stacking factor
Tripple, TRMS, Tmean: Torque ripple, RMS of motor torque, and mean of motor torque
Bs0, Bs1, Hs: Slot gap for upper slot, slot diameter, and rotor slot depth
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Abstract: The equivalent inductance of three-phase induction motors is experimentally investigated
in this paper, with particular reference to the frequency range from 1 kHz to 20 kHz, typical for the
switching frequency in inverter-fed electrical drives. The equivalent inductance is a basic parameter
when determining the inverter-motor current distortion introduced by switching modulation, such as
rms of current ripple, peak-to-peak current ripple amplitude, total harmonic distortion (THD),
and synthesis of the optimal PWM strategy to minimize the THD itself. In case of squirrel-cage rotors,
the experimental evidence shows that the equivalent inductance cannot be considered constant in
the frequency range up to 20 kHz, and it considerably differs from the value measured at 50 Hz.
This frequency-dependent behaviour can be justified mainly by the skin effect in rotor bars affecting
the rotor leakage inductance in the considered frequency range. Experimental results are presented
for a set of squirrel-cage induction motors with different rated power and one wound-rotor motor in
order to emphasize the aforesaid phenomenon. The measurements were carried out by a three-phase
sinusoidal generator with the maximum operating frequency of 5 kHz and a voltage source inverter
operating in the six-step mode with the frequency up to 20 kHz.
Keywords: equivalent inductance; leakage inductance; switching frequency modelling; induction
motor; current switching ripple
1. Introduction
A well pronounced frequency-dependent behaviour of an equivalent inductance in a three-phase
induction motor (IM) has been analysed several times so far. Generally, the equivalent inductance of
an IM, i.e., leakage inductance seen from the stator side at a stand-still, is at times determined as the
sum of the stator and rotor inductances, both constant [1,2]. Such a simplification is not acceptable for
higher order harmonics due to the frequency-dependent character of the rotor leakage inductance as a
result of a skin effect in squirrel-cage rotor bars [3–5].
There are just a few analyses where the high-frequency behaviour of three-phase IMs was carried
out over the actual switching-frequency range, but using impedance meters with an insufficient
voltage level, and occasionally supplying just one out of three phases. The low power supply voltage
might cause a significant limitation on the validity and applicability of proposed measurements [6,7].
Furthermore, supplying just one phase is not an entirely accurate approach and it might lead
to a mismatch between estimated parameters when comparing them with the ones obtained at
symmetrically supplied three phases.
The phenomenon of varying the rotor leakage inductance with frequency, and consequently the
equivalent inductance, contributes considerably to motors’ characteristics. The estimation of inverter
current harmonic distortion, current ripple rms, and peak-to-peak current ripple amplitude [1–4,8,9]
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is strongly affected as well. Especially, in the case of multiphase IMs, the equivalent inductance of
each α-β plane seen from the stator side may additionally vary due to the different arrangements of
machine connections [4].
On the whole, variation of the rotor leakage inductance over the frequency range is firmly
connected to motor parameters, such as the power range, pole-pairs number, rotor bar shape, and
depth [7]. In [10], a comprehensive equation for calculating the rotor leakage inductance considering
some of the aforesaid parameters was introduced. The equation was derived with respect to the DC
value of the rotor leakage inductance. The rotor leakage inductance decreases following a reciprocal
value of the frequency square root over the whole frequency range. On the other hand, in [7], it was
noted that the rotor leakage behaviour for frequencies lower than 1 kHz is reciprocally dependent
on the square of frequency, and for frequencies higher than 1 kHz, the behaviour is the same as it
was given by the equation in [10]. The explanation is that for lower frequencies, the skin depth and
conductor size of squirrel-cage IM are of the same order of magnitude. Considering this, the ratio
of leakage inductances at 20 kHz compared to the rated motor frequency is about 0.5 to 0.6. In [7],
it was experimentally noted that the equivalent inductance of one IM had an increasing behaviour
above a certain given frequency value, but without a proper explanation. Since a similar phenomenon
was observed also in one of the tested motors, a capacitive effect was introduced, considering it as an
adequate explanation. Similar effects were analysed in [11,12].
This paper gives a comprehensive set of experimental results for three different IMs with
squirrel-cage rotors and one IM with a wound-rotor. The comparison between theoretical developments
and the experiments are given over the considered frequency range, resulting in good correspondence.
Apart from this, an additional experiment was carried out in order to show the effect of the total
inductance frequency dependence on the current ripple estimation in case of one IM supplied by a
three-phase inverter. Based on this, the graphical evidence of the analytically calculated current ripple
envelopes at 50 Hz and at the switching frequency of 3 kHz are presented.
2. Theoretical Background and Basic Assumptions
In order to analyse the high-frequency behaviour of IM, the basic electrical scheme at a standstill
is presented in Figure 1.
Rm
Ls Rrs Rs Lrs 
Lm Vs 
Figure 1. Basic per-phase equivalent circuit of the IM at a standstill.
The model consists of stator resistance, Rs, and stator leakage inductance, Ls, rotor resistance,
Rrs, and rotor leakage inductance, Lrs, both seen from the stator side, and the magnetizing branch
with parallel resistance, Rm, and inductance, Lm. For the higher order harmonics, the stator and rotor
resistances can be neglected due to the fact that stator and rotor leakage inductances dominate [4].
By omitting these two parameters, the equivalent circuit is simplified to just four parameters.
The parallel connection between the rotor leakage inductance and magnetizing inductance can be
replaced with just one inductance with the proper equivalent value. If the magnetizing inductance is
much higher than the rotor leakage inductance, which is usually the case in IMs, the parallel connection
can be considered as the rotor leakage inductance per se, where Lrs||Lm ∼= Lrs.
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Such an assumption is made in this paper. After simplifying the proposed model, the equivalent
impedance seen from the terminals 1 and 2 (Figure 1) can be derived:
Z′ = R′ + jω L′ = ω
2Lrs2Rm
Rm2 + ω2 Lrs2
+ jω
(
Ls +
LrsRm2
Rm2 + ω2 Lrs2
)
, (1)
where f is the frequency, and ω = 2πf is the angular frequency. The frequency dependent behaviour of
the rotor leakage inductance in case of rotor bars having a depth, d, is presented in [10,13]:
Lrs ( f ) =
3 Ldcrs
k d
√
f
sinh
(
k d
√
f
)− sin(k d√ f )
cosh
(
k d
√
f
)− cos(k d√ f ) , (2)
where Ldcrs denotes the rotor leakage inductance at DC (in our case, at the lowest initial measured
frequency [5–7]), and:
k =
√
4πμo
ρ
. (3)
The relative permeability of free space in (3) is μo = 4π × 10−7 H/m and the resistivity of the
aluminium bars is ρ = 2.65 × 10−8 Ω·m. It can be noted that the behaviour of the rotor leakage
inductance is inversely proportional to the square root of the frequency. In order to introduce the
effect of stray capacitances for higher frequencies, the modified IM equivalent circuit at the standstill is
presented in Figure 2.
Rm 
Ls Lrs f  
Vs Cs 
Figure 2. Proposed per-phase equivalent circuit of IM in the switching-frequency range, including
stray capacitance and a simplified RL network.
The value of the capacitor, Cs, which is connected in parallel to the simplified circuit, is within the
range of 0.5 nF to 5 nF [11,12]. Usually, the capacitive effect is not noticeable in the lower switching
frequency range; however, in some particular cases, it has a relatively small contribution for higher
frequencies. Considering the equivalent series resistance, R′, and inductance, L′, as defined in (1), and
introducing the parallel capacitor, Cs, the overall equivalent inductance becomes:
Leq =
L′
(
1 − ω2L′Cs
)− CsR′2
(1 − ω2L′Cs)2 + (ωCsR′)2
. (4)
3. Experimental Evaluation of Equivalent Inductance
Experimental analyses were carried out in order to estimate the frequency dependent behaviour
of the equivalent inductance of three-phase IMs and to verify the analytical developments based
on the simplified equivalent circuit presented in Figure 2. The set of motors under investigation
consists of four IMs with different rated power (see Figure 3). Three out of four tested IMs have
squirrel-cage rotors, where the skin effect in aluminium rotor bars must be considered. The fourth
one has wound-rotor windings, mainly used experimentally to emphasise the considerably less
pronounced skin effect in such rotor windings.
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Figure 3. The considered set of IMs under testing.
The rated parameters of the tested IMs represented in Figure 2 are given in Table 1.
Table 1. Rated parameters of tested induction motors.
IM Squirrel Cage Rotor Wound Rotor
Power (kW) 2.2 4.0 7.5 5.5
Voltage (V) 400 400 400
Stator Rotor
380 186
Current (A) 5.2 9.2 15.3 14.0 19.5
Frequency (Hz) 50 50 50 50
Speed (r/min) 1400 1425 1450 1400
During measurements, each rotor shaft was mechanically locked to prevent its rotation.
A three-phase sinusoidal power source, HP6834B (300 V, 4500 VA, 1Φ/3Φ, Keysight Technologies,
Santa Rosa, CA, USA), was used for supplying the star-connected motors at a standstill. Due to its
upper frequency limit of 5 kHz, in order to extend the test frequency range up to 20 kHz, a three-phase
custom-made inverter operating in the six-step mode was used for the additional set of measurements,
also guaranteeing almost sinusoidal motor currents. It consists of the three-phase IGBT Mitsubishi
PS22A76 intelligent power module (1200 V, 25 A, Mitsubishi Electric Corporation, Tokyo, Japan)
controlled by the Arduino Due microcontroller board (84 MHz Atmel, SAM3X83 Cortex-M3 CPU,
Somerville, MA, USA). The Yokogawa DLM 2024 oscilloscope (Yokogawa Electric Corporation, Tokyo,
Japan) with the PICO TA057 differential voltage probe (25 MHz, ±1400 V, ±2%, Pico Technology,
Tyler, TX, USA) and LEM PR30 current probe (DC to 20 kHz, ±20 A, ±1%, LEM International SA,
Plan-les-Ouates, Switzerland) were used to acquire motors’ phase voltage and current. The whole
experimental setup is shown in Figure 4.
The measurement determines the equivalent impedance for all the four IMs, calculated as the
ratio between rms values of fundamental components of the voltage and current in the frequency range
from 1 kHz to 20 kHz, with an equidistant step of 1 kHz. The equivalent reactance, and consequently
the equivalent inductance (seen from the stator side), was calculated based on the phase displacement
between the two fundamental components. In addition, the same quantities were also determined at
the motor rated frequency of 50 Hz. The built-in digital filters of the oscilloscope were used to properly
handle the current and voltage waveforms.
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Figure 4. Experimental setup for measuring frequency dependence of Leq.
To exclude the possible influence of voltage harmonics on the inductance measurements,
a correlation between results acquired using the three-phase sinusoidal power source (up to 5 kHz) and
the three-phase inverter with the six-step mode control was examined for all four motors. Comparing
the results given in Table 2 for the 2.2 kW and 4.0 kW IMs clearly shows that the applied voltage source
does not considerably influence the accuracy (within ±5%) of the determined equivalent inductance;
therefore, only results for inverter supplied motors were presented to cover the whole frequency range
from 1 kHz to 20 kHz. In Table 2, the parameter, Leq,~ represents the equivalent inductance measured
in the case of the sinusoidal power source, Leq,inv denotes the equivalent inductance for the inverter
supplied motor, and ε is the relative difference (in percent) between them.
Table 2. Variance of equivalent inductance with two different supplies.
IM 2.2 kW 4.0 kW
fsw (kHz) Leq~ (mH) Leq,inv (mH) ε (%) Leq~ (mH) Leq,inv (mH) ε (%)
1 19.43 18.95 +2.53 13.53 13.49 +0.29
2 17.95 18.37 −2.39 12.37 12.76 −3.06
3 17.63 17.44 +1.09 11.60 11.83 −1.94
4 17.09 17.11 −0.12 11.06 11.57 −4.41
5 16.79 16.46 +2.00 10.66 11.20 −4.82
Due to the voltage limitation of the supply source, it was not possible to perform the short circuit
test at the rated current for the whole frequency range up to 20 kHz (the necessary voltage would
also destroy the motor isolation). Therefore, the input inductance was determined at the same highest
possible % of rated current for a particular IM. To evaluate the magnetizing conditions at lower currents
than the rated stator currents and to eliminate possible mistakes in the determination of the equivalent
inductance, verification tests with different currents were done for two motors at the rated frequency.
The results presented in Table 3 show that the equivalent inductance, Leq, practically, does not change
(regularly within ±5%), considering different test currents (Is).
The equivalent inductance, experimentally determined by the procedure described above, was
compared with the value calculated by the proposed method (4), considering the motors’ parameters
given in Table 4. The results show an acceptable agreement in the whole considered frequency range
from 1 kHz to 20 kHz.
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Table 3. Variance of equivalent inductance at reduced stator currents.
IM 2.2 kW
Is (A) 5.2 (*) 4 3 2 1 0.35
Leq (mH) 23.56 23.44 24.04 24.64 24.04 25.02
ε (%) 0.00 −0.51 +2.04 +4.58 +2.04 +6.19
IM 4.0 kW
Is (A) 9.2 (*) 7 5 3 1 0.33
Leq (mH) 16.20 16.56 15.83 16.49 16.41 16.30
ε (%) 0.00 +2.22 −2.28 +1.79 +1.30 +0.62
* Rated current.
Table 4. Equivalent circuit parameters of tested induction motors.
IM Squirrel-Cage Rotor Wound-Rotor
Power (kW) 2.2 4.0 7.5 5.5
Cs (nF) 0.25 0.1 0.1 3.5
Ls (mH) 13 8.8 4 4
Ldcrs (mH) 12 8 4.6 3.7
Rm (Ω) 500 150 80 350
d (mm) 6 5 5.5 —
Particularly, in Figure 5, the case of IMs with rotor bars is presented, showing the expected
decreasing behaviour of the equivalent inductance over the frequency due to the rotor leakage
inductance frequency dependence. In the case of the 2.2 kW IM, the effect of stray capacitances
is noticeable after the frequency of 15 kHz (modelled by the capacitor connected parallel to the
equivalent circuit, Figure 2). The capacitive effects regarding the other two IMs (4 kW and 7.5 kW) are
not visible within the considered frequency range.
 
Figure 5. Model and experimental results for Leq vs. supply frequency for three squirrel-cage IMs.
In the case of the IM with a wound rotor, as shown in Figure 6, the rotor leakage inductance is
almost constant, with the skin effect being ineffective in such a rotor winding construction. The smooth
decrease of the equivalent inductance is motivated by the resistive and reactive branches in the
equivalent circuit (Figure 2), acting as a variable current divider as function of the frequency. A small
increase of the Leq after 15 kHz is also noticeable, well represented by the parallel capacitor.
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Figure 6. Model and experimental results for Leq vs. supply frequency for the rotor-wound IM.
4. Application Example
When analysing the output current ripple regarding different PWM techniques and inverter
configurations [9,14,15], the switching frequency and the load inductance are directly involved. In case
of a squirrel-cage IM supplied by an inverter operating in the typical switching frequency range from
1 kHz to 20 kHz, and considering its equivalent inductance measured at a standstill at 50 Hz, this will
result in a wrong current ripple estimation due to the frequency dependency of Leq, which could
generally decrease more than 50% (Figure 5).
Experimental results were carried out in order to demonstrate the influence of Leq on the
peak-to-peak current ripple amplitude in case of a three-phase squirrel-cage IM drive. The modulation
technique used in this analysis was the space vector PWM technique, practically obtained by centering
the three sinusoidal modulating signals of a carrier-based PWM with a common-mode injection (the
so-called min/max injection).
The IM under test is the first given one in Table 2; Table 4 (2.2 kW). Figure 7 shows the
line-to-neutral voltage (blue trace), instantaneous output current (red trace), and its fundamental
component (grey trace) and ripple (orange trace), over one fundamental period (20 ms). The presented
case corresponds to the DC bus voltage of Vdc = 300 V, switching frequency of 3 kHz, and modulation
index, m = 0.5 (mmax= 0.577). The current ripple was obtained by subtracting the fundamental
component from the instantaneous current [15]. All waveforms in Figure 7 are given in real scales.
In Figure 8, the following waveforms are presented: Measured current ripple (orange trace,
obtained by downloading the experimental data with a high sample resolution and post-processing
in Matlab/Simu-link), current ripple envelope analytically calculated by using Leq = 17.36 mH,
measured at fsw = 3 kHz (blue trace), and the current ripple envelope, analytically calculated by
using Leq = 24.98 mH, measured at 50 Hz (red trace). The procedure of the current ripple envelope
calculation is explained in detail in [9,14,15].
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Figure 7. Details of experimentally obtained line-to-neutral voltage (blue trace), instantaneous current
(red trace), fundamental current (grey trace), and current ripple (orange trace) for the 2.2 kW IM
supplied by a three-phase inverter (centered PWM): Vdc = 300 V, fsw = 3 kHz and m = 0.5.
 
Figure 8. Measured current ripple (orange trace) and calculated current ripple envelopes (blue trace:
Leq measured at fsw = 3 kHz, red trace: Leq measured at 50 Hz).
The results clearly emphasise the case of an incorrect current ripple estimation when considering
Leq measured at the rated frequency instead of the switching frequency, giving a smaller current ripple
amplitude (red envelope) compared with the correct one (blue envelope). Leq further changes with
the switching frequency according to Figure 5. Such an explicit discrepancy may lead to several
mismatches in the procedures of current ripple minimization, modulation strategies’ optimization,
harmonic losses evaluation, EMC analysis, etc.
5. Conclusions
In this paper, the frequency-dependent behaviour of the IM equivalent inductance was presented
in more detail compared to the existing literature. A simplified circuit model was proposed for
induction motors in order to evaluate the equivalent inductance over the switching frequency range
from 1 kHz to 20 kHz, which is the typical operating range of a PWM inverter in industrial ac
motor drives.
Analytical results were compared with experimental ones, carried out by considering IMs with
different rated powers, both squirrel-cage and wound-rotor types. The results show a good match,
proving that the skin effect in rotor bars is mainly responsible for the equivalent inductance variation.
There was huge variation in the frequency range up to 10 kHz, leading to a value that was 0.5 to
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0.6 times more than the corresponding value measured at 50 Hz, depending on the IM design and
power range. For higher frequencies, in the considered range up to 20 kHz, the equivalent inductance
was almost constant. Thus, while selecting the switching frequency, it is very important to take
into account the corresponding equivalent inductance, especially in the case of precise and sensitive
motor control algorithms. The effect of stray capacitances was just noticeable, and it starts to be
effective for frequencies higher than 20 kHz, which is already above the commonly used switching
frequencies of mass-produced industrial inverters. More precise evaluation of the stray capacitance
would require more complex circuits, instruments with higher resolution, and experiments in the
capacitively-dominant working region; however, its influence is hardly noticeable in most cases. In the
case of IM with wound rotor winding, the overall decrease of equivalent inductance was much less
pronounced, and was not determined by the skin effect, and was well represented by the proposed
circuit model. Apart from the presented analysis of the equivalent inductance, the evaluation of the
equivalent resistance over the switching frequency range that is responsible for other relevant changes
in some parameters could be performed in further research.
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Abstract: Axial flux machines have positive sides on the power and torque density profile. However,
the price of this profile is paid by the torque ripples and irregular magnetic flux density production.
To gather higher efficiency, torque ripples should close to the zero and the stator side iron should be
unsaturated. Torque ripples mainly occur due to the interaction between the rotor poles and the stator
teeth. In this study, different rotor poles are investigated in contrast to stator magnetic flux density
and the torque ripple effects. Since the components of the axial flux machines vary by the radius,
analysis of the magnetic resources is more complicated. Thus, 3D-FEA (finite element analysis) is
used to simulate the effects. The infrastructure of the characteristics which are obtained from the
3D-FEA analysis is built by the magnetic equivalent circuit (MAGEC) analysis to understand the
relationships of the parameters. The principal goal of this research is a smoother distribution of the
magnetic flux density and lower torque ripples. As the result, the implementations on the rotor poles
have interesting influences on the torque ripple and flux density profiles. The MAGEC and 3D-FEA
results validate each other. The torque ripple is reduced and the magnetic flux density is softened on
AFPM irons. In conclusion, the proposed rotors have good impacts on the motor performance.
Keywords: axial flux machines; magnetic equivalent circuit; torque ripple; back EMF;
permanent-magnet machines
1. Introduction
Axial flux permanent magnet machines (AFPM) are one of the futuristic candidates for the
higher performance aspiration. AFPM machines have high power/torque density, light mass/volume.
It is applicable for many systems as researched in the literature. Mignot et al. designed an AFPM
motor with magnetic equivalent circuit [1]. Kierstead et al. studied an in-wheel AFPM motor with
non-overlapping windings [2]. Fei et al. researched an AFPM in-wheel motor with two air gap.
They compared an approximation method with the 3D-FEA according to the calculation of the back
EMF and cogging torque values [3]. Caricchi et al. suggested AFPM motors for direct-drive in-wheel
applications with slotted windings. They considered the mitigation of the undesired effects, such as
cogging torque and power loss due to flux pulsation in the core teeth, winding conductors, and rotor
magnets [4]. Additionally, AFPM machines are investigated for many applications. Seo et al. studied
robotic applications by using an analytic model and numeric analysis [5]. Parviainen et al. designed
a generator in a small-scale wind-power applications [6]. Di Gerlando et al. focused on wind power
generation after defining a general analysis of the model and design features of the AFPM machine [7].
De et al. proposed an ironless AFPM motor with low inductance for the aerospace industry in their
paper [8]. One of the common points of these applications is sensitivity with the torque performance.
Thus, torque ripples need to be as low as possible. Torque ripples mainly occur due to two main
constituents, which are ripple torque and the cogging torque. The cogging torque is cultured by
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the mutual effects of the reluctance variation in stator and rotor magnetic flux. The ripple torque is
mainly constituted by the coaction of the stator current magnetomotive force and rotor magnetic flux
distribution in the surface permanent magnet (SPM) machines [9]. Both the cogging and ripple torques
are related to rotor magnetic flux distribution, which is manipulated by shapes of PM in the SPM
machines. In addition, the back EMF is one of the most crucial characteristics of the AFPM machine
profile which is affected by the winding configurations as described by Saavedra et al. in [10].
Magnetic flux is the one basic characteristic of electric machines. There exist so many techniques
to analyze the magnetic flux. One of the most prevailing methods is the MAGEC. Analyzing the
magnetic flux by using MAGEC is one of the easiest analytical tools in comparison of the other
methods given in the literature. Since magnetic flux paths simply turn into the circuit components
and the problem is solved by the circuit analysis easily [11–14]. If the solution of the MAGEC is
done, air gap magnetic flux density, permanent magnet axial length, the total permeance of the
machine, back EMF value, winding resistance, self-inductance, and torque and output power can be
composed according to the study of Mignot et al. [1]. The stator winding resistance, eddy current
resistance, end winding resistance, power factor, phase voltages, output power, and steady-state
torque are counted by the MAGEC perusal in the research of Wang et al. [15]. Parviainen et al. [11],
Tiegna et al. [12], Bellara et al. [13], and Lubin et al. [14], mentioned different analytical calculation
techniques for analyzing the characteristics of the AFPM machine in the literature.
In the literature, various topologies were investigated to reduce torque ripple including the
shaping of rotor magnet pole and stator slots. Aydin et al. studied the shaping of rotor magnet pole
which was realized by skewing or displacing magnet poles [16]. Sung et al. proposed the shaping
of stator slots by recasting slot or teeth numbers in [17]. Saavedra et al. researched the effects of the
magnet shaping under demagnetization fault conditions by means of 3D-FEA. The research aimed to
determine a more efficient magnet geometry [18]. Kahourzade et al. summarized the torque ripple
reducing methods by means of the classification of the AFPM machines [19].
This paper suggests analyzing the three-phase single air gap AFPM machine as given in Figure 1
by means of the 3D-FEA analysis. Five different rotor designs are investigated to achieve the goals.
The first goal is to use MAGEC to observe the magnetic flux path and to describe the magnetic events
in an analytic way. Another goal is to investigate the torque ripple, back EMF, and air gap magnetic
flux distribution results of the proposed rotors in 3D-FEA. Two of the five designs are the novel magnet
shapes, which are mainly developed for mitigating the torque ripples. The proposal is stepping and
shifting the rotor magnets. Due to this action affects the magnetic flux path, back EMF, and torque
waveforms are changed. All of the designs are simulated in 3D-FEA to compare the novel topologies
and exciting results are obtained.
  
(a) (b) (c)
Figure 1. The single gap AFPM machine structure (a) total stack; (b) the stator with distributed
windings; and (c) the rotor.
2. MAGEC Design and Analysis
MAGEC design is composed of the magnetic flux path at the machine given in Figure 2.
Each definition of the flux sources and the permeance are situated by considering this path.
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The describing of the elements of MAGEC eases the analytical solutions by obtaining the
parameters easily.
An interesting specialty of the AFPM machine is that most of the parameters vary by the radius.
The produced torque is defined by the radius, too. Due to this, the MAGEC is designed by considering
the single air gap AFPM motor in this section. Conceptual 2D and 3D representations are seen in
Figure 2.
The rotor and the stator back irons are produced from ferromagnetic steel, and these steels are
designed from layers, like round strips, which are laminated in the circumference direction. Permanent
magnets are placed on the surface of the rotor back iron. There are gaps between each pole to minimize
the permanent magnet flux leakage. As seen from Figure 2, flux paths are the same for each permanent
magnet pole. Since the flux divides by two for each pole, just one closed loop is modeled in the
MAGEC Equations.
(a) (b) 
Figure 2. Magnetic flux path of the AFPM machine in (a) the 2D view and (b) the 3D view.
The developed MAGEC is shown in Figure 3, which is designed by minding the flux path
illustrated in Figure 2a,b. The two permanent magnet halves, rotor and stator back iron, air gap,
and the gap between poles are included in the MAGEC.
Figure 3. MAGEC design of the studied single air gap, slotted AFPM machine.
Three stator teeth per one pole are determined for the studied single air gap AFPM motor,
as demonstrated in Figure 2. Thus, the stator has 24 teeth and the rotor has eight magnets.
Other parameters are listed in Table 1.
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Table 1. The parameters of the single air gap AFPM motor.
Parameter Value Unit
Inner radius (Di) 40 mm
Outer radius (Do) 75 mm
Slot/Pole 24/8
Magnet height 5 mm
Magnet fill factor 0.8722
Air gap 1 mm
Winding Distributed, overlapping
Turns 40
Stator width 50 mm
Rotor back iron width 10 mm
Rated Speed 2200 rpm
Rated current 175 A
Since air gap permeability μ0 is much lower than iron permeability, the air gap reluctance is much
higher than the rotor and stator back iron reluctances. Due to this, the rotor and stator reluctances can
be neglected to have an easier solution. Thus, the MAGEC can be simplified, as in Figure 4. In the end,
the permeance values are taken into account instead of the reluctances.
Figure 4. The simplified MAGEC.
The simplified MAGEC is located to the 2D design of the AFPM machine as given in Figure 5.
The relationship between the air gap flux and the rotor flux is pointed out in the Equation (1).
φg =
1
1 + Ppme/Pg
φr (1)
where Ppme is the effective permanent magnet permeance, and Pg is the air gap permeance.
Figure 5. Simplified MAGEC design in the 2D view of the studied AFPM machine.
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Permanent magnet and steel data are given in Table 2. Additionally, permeance of the magnet is
defined in Equation (2):
Ppm =
μrμ0 Apm
LPM
, (2)
Table 2. Data of the permanent magnet and the steel.
Permanent Magnet: NdFe–N35
Br (T) 1.17
μr 1.099
Hcb (kA/m) 868
Hcj (kA/m) 955
Steel: M250-35A
Bref (T) 1.5
μr 660
Loss (W/kg) 2.5
f (Hz) 50
Here, LPM is the permanent magnet’s height and the APM is the surface area of the permanent
magnet. The height of the permanent magnet can be determined by Equation (3) [20]:
LPM =
μrBg
Br −
(K f
Kd
Bg
) (gKc), (3)
The permanent magnet surface area is calculated in contrast to the inner and outer radii, as given
by Equation (4):
Apm = αpm
π
Npm
(
D2o − D2i
)
, (4)
Here, Npm is the number of the pole of the AFPM machine. The pole area Ap is necessary to find
the magnet fill factor αpm:
Ap =
π
Npm
(
D2o − D2i
)
(5)
αpm =
Apm
Ap
(6)
A magnetic flux leakage occurs between the adjacent magnets on the rotor. The path of this
flux leakage draws an arc between two magnets. When this path is accounted, the obtained
leakage permeance is calculated by Equation (7). Ppml is the permeance of the gap between the
two adjacent permanent magnets. If the simplification of the MAGEC is taken into account by
applying Ppme = Ppm + 4Ppml, Equation (8) can be derived to simplify the equation by a coefficient (Kpml)
which is given in Equation (9). The effective permanent magnet permeance (Ppme) is defined by the
multiplication of the permanent magnet permeance Ppm and Kpml in Equation (8):
Ppml =
μ0(Do − Di)
π
ln
(
1 + π
g
d f
)
(7)
Ppme = Kpml Ppm (8)
Kpml = 1 + 4
LPM Npm
π2μrαpm(Do + Di)
ln
(
1 + π
g
d f
)
(9)
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Equations (7)–(9) allows simplifying the MAGEC, as seen in Figure 4. In addition, air gap
permeance can be calculated correctly by defining the effective air gap ge = Kcg, and the air gap
area [21]. Thus, the interaction between the air gap flux and the rotor flux becomes as specified in
Equation (11):
Pg =
μ0 Ag
ge
(10)
φg[Wb] =
1
1 + 2
μrαpmKpml Kcg
(1+αpm)LPM
φr[Wb] (11)
One of the main subjects to create the MAGEC is the defining the air gap magnetic flux density.
In the light of the Equation (11), the magnetic flux density Bg can be calculated as stated in the
Equation (12) where Kkϕ = Apm/Ag and Cp = LPM/gKkϕ:
Bg[T] =
Kkφ
1 +
μrKpml Kc
Cp
Br[T] (12)
As given in Equation (13), permanent magnet flux produces the air gap flux density and results in
the voltage induction, called back EMF, in the stator windings. This can be seen from the MAGEC
depicted in Figure 4.
eind = wNpmNwBg(Do − Di) (13)
The force Equation (15) is composed of the electric-magnetic loads from Equation (14) and the
total area of the magnets from Equation (4). If these Equations are applied from the inner to the outer
radius, the electromagnetic torque equation becomes that shown by Equation (16):
Qload = Bg Jin (14)
Femri = πBg Jin(Do
2 − Di2) (15)
Tem = πBg Jin
Do∫
Di
Dirdr = πBg Jin(Do)
3λ(1 − λ2) (16)
Here, Jin, is the current density at the inner radius Di, and λ is the rate of the radiuses which is
counted by Di/Do.
3. Analyzed Rotor Pole Designs
The single air gap, slotted AFPM motor is taken into account as the reference design structure,
which is demonstrated in Figure 1. The studied motor parameters are given in Table 1. Five different
rotor pole designs are investigated in this research. Design I is a conventional rotor pole design of
an AFPM machine model, taken as the reference model for this study, which can be seen in Figure 6a.
It has sharp edges. This type of magnet can be easily found on the market. Design II is an improved
rotor pole model for an AFPM machines, as seen in Figure 6b. It has sinusoidal edges. This design is
studied to reduce the cogging torque in the literature [22]. Design III is one of the proposed rotor pole
models for this research, and is shown in Figure 6c. This design is the novel proposal for AFPM motors.
It is studied to reduce the torque ripples. Design IV is another proposed rotor model for this research,
as seen in Figure 6d. This design is a novel proposal for axial flux machines. Design V is developed
for validating the FEA model. Aydin and Gulec proposed that cogging torque has minimum values
when skewing angle is 18.75◦, such as that used in this study for design V, given in Figure 6e. The FEA
simulation of designs I and V prove the validation of the FEA model in comparison with [23].
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(a) Design I (b) Design II
 
(c) Design III (d) Design IV 
 
(e) Design V 
Figure 6. The researched designs of the magnets.
All of the permanent magnet poles are magnetized in the z-axis and the total value of the inner
and outer diameters are the same for each pole designs. The MAGECs of each design do not change
in majority due to the constant magnet fill factor αpm, which is 0.8722 for each design. Additionally,
all permanent magnet pole designs have symmetry in the radial direction.
4. 3D-FEA Analysis
The back EMF, torque, and flux density distribution waveforms are obtained from the
three-dimensional finite element analysis. Both transient and static analyses are performed. 3D-FEA
simulations are performed for the 14 of the AFPM motor designs, as given in Figure 7, in order to
shorten the simulation time. A runtime process of 10 milliseconds is chosen, thus, the motor turns
more than one time during the simulation. M250-35A steel and NdFe magnet specifications are given
in Table 2. The values are defined in 3D-FEA. Additionally, the cylindrical coordinate system is used to
define the axial flux steel orientation.
 
Figure 7. 14 part of the simulated AFPM motor designs.
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Before starting the comparison of five designs, the optimum shifting angles of the suggested
rotor poles must be specified. The shifting angle means that inner rotor step magnets are displaced by
an angle from the outer rotor magnets, as seen in Figure 6c,d. One of the aims of this shifting method
is the mitigation of the torque ripples. There are some analytical methods to define the best shift angle
in the literature. One of them is the cogging torque period method that is described in [11], but this
method does not give the best results for the AFPM machines. In this research, parametric analysis
with 3-D FEA is used to find the optimum shifting angle.
The shifting angle is defined as a variable and differs from 0◦ to 14◦ by 1◦ steps. The third magnet
design is used to perform this analysis. The average torque and the torque ripple values are taken into
account for each result in order to mitigate the total torque ripples. Figure 8 demonstrates the results of
the parametric analysis. Table 3 shows each peak-to-peak torque ripple and the average torque value
for each shifting angle.
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Figure 8. Defining the shifting angle by 3D-FEA parametric analysis.
The simulations gave interesting results from the total parametric analysis. If the torque ripple
is the most important anchor of the application, the best result is the 11◦ shifting angle which gives
2.16 N·m. of peak-to-peak cogging torque. However, if the average torque value is the most valued
parameter, the 3◦ shifting angle has the highest average torque of 51.27 N·m., which is 1.3 N·m. higher
than the 0◦ shifting angle. Torque ripple drops from a shifting angle of 1◦ to 11◦, but after 11◦ it starts
to rise again.
Table 3. The results of the 3D-FEA parametric analysis of the shifting angle.
Shift Angle (Degree) Average Torque (N·m.) Torque Ripple (p2p) (N·m.)
0 49.95 5.52
1 49.77 6.23
2 51.24 6.04
3 51.27 5.44
4 50.58 5.59
5 50.21 5.11
6 50.46 5.02
7 50.00 4.51
8 49.35 4.34
9 49.47 3.77
10 48.46 2.98
11 48.32 2.16
12 47.37 3.06
13 45.81 3.25
14 45.25 4.04
After defining the shifting angle of the third and fourth designs, the magnetic simulations are
completed for each design in both static and dynamic conditions. The stator was split into four
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identical parts and one of them was investigated due to the symmetrical geometry to reduce the
simulation time.
5. Comparison of the Results of the Proposed Designs
In the 3D-FEA analysis, PMs have an 11◦ shifting angle in designs III and IV due to the seeking of
the lowest torque ripple. Torque and back EMF waveforms are taken from the dynamic simulations.
Figure 9 illustrates the electromagnetic torque results of the five designs that are shown in Figure 6.
As seen from the torque results, the lowest torque ripple is in the third design, with 62.4% mitigation,
despite a 4.3% reduction on the average torque compared to the design I. The table of the comparison
is demonstrated in Table 4. Although it has step and shift on the magnets, design IV has some of
the worst data in the view of the torque ripple in this study. This is because of the magnet edges.
Since some arrays are sinusoidal, some arrays are sharp. Thus, magnetic flux distribution is unsteady.
Additionally, design V has a 43.2% reduction in torque ripple with a 0.8722 magnet fill factor (pole-arc
ratio), as validated by Aydin and Gulec, although with some different characteristics of the simulated
motors, like magnet thickness, air gap, and the dimensions in [23]. As seen from the simulations,
the skewing process has a lower reduction effect than the stepping and shifting process effect on the
torque ripple, as demonstrated in Table 4.
Back EMF depends directly on the speed, number of turns, pole numbers, inner and outer radii,
and the magnetic flux density, as given in the Equation (13). All of these parameters are stationary
without the magnetic flux density in this study. Magnetic flux density depends on the permanent
magnet magnetic flux. The average values of the parameters are given in Table 5. Analytical results
are obtained by calculating the MAGEC Equations (12), (13), and (16) developed earlier. The constant
values are given in Table 6. Figure 10 illustrates the back electromotive force waveforms of each design.
The smoothness of these waveforms is crucial to have more constant torque. That means lower torque
ripple. Hence, design III has smoother back EMF and lower torque ripple waveforms.
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Figure 9. Electromagnetic torque results.
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The flux density distributions are given in Figure 11 for five designs which demonstrate the
radial components of the flux density between the magnets and the stator steel. Since the simulations
are conducted for 14 of the motor, the waveforms are produced in 90 degrees. The simulation has
interesting results that have caused by the proposed rotor pole designs. The rotor permanent magnet
flux does not drop under 0.2 T in designs III and IV, unlike designs I, II, and V. The geometry of the
proposition provides these conclusions. Figure 12 shows the magnetic flux densities on the surfaces
of the AFPM motor. The first and fifth designs have too high a magnetic flux leakage between the
magnets, as seen in Figure 12. The high magnetic flux causes the saturation of the iron. Saturation
is an undesired situation which may cause heat and unsteady inductance. Stepping and shifting of
magnets allow resistance to the leakage flux. Designs I and V have strong magnetic saturation between
the adjacent magnets due to the magnet shapes. Constant width and straight edges of the adjacent
magnets ease the magnetic flux leakage. Due to the sinusoidal shape, design II has a lower magnetic
saturation than designs I and V. Figure 13 shows the prototype of the AFPM machine.
  
Design I Design II Design III Design IV Design V 
Figure 11. Flux density distributions for 14 machine (for 90 mechanical degrees).
  
 Design I Design II 
   
Design III Design IV Design V 
Figure 12. Magnetic flux densities on the surfaces.
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Figure 13. The prototype machine.
Table 4. The total comparison of the 3D-FEA results.
Design I Design II Design III Design IV Design V
Average Torque (AT) 50.521 50.25 48.32 49.28 48.59
Torque Ripple (TR) 5.744 3.935 2.159 5.456 3.264
Rate (TR/AT) 0.114 0.078 0.045 0.111 0.067
AT Reduction ref. −%0.1 −%4.3 −%2.4 −%3.8
TR Reduction ref. −%31.5 −%62.4 −%5.1 −%43.2
Table 5. The average values of parameters by means of the MAGEC and 3D-FEA.
Average Values of Simulation Design I Design II Design III Design IV Design V
Magnetic Flux
Density, Bg (T)
MAGEC 0.7 0.69 0.62 0.59 0.61
3D-FEA 0.72 0.7 0.63 0.60 0.63
Back EMF (V)
MAGEC 17.24 16.58 14.97 14.24 14.23
3D-FEA 17.643 16.878 15.1502 14.358 14.866
Torque (N·m.) MAGEC 49.117 49.532 47.553 48.458 47.047
3D-FEA 50.521 50.25 48.32 49.28 48.59
Table 6. Some of constant values of the AFPM motor counted by MAGEC.
Values of the Constants Design I Design II Design III Design IV Design V
Kkϕ 0.8386 0.8386 0.8386 0.8386 0.8386
Kpml 2.09 2.2 3.04 3.46 3.17
Kc 1.04 1.04 1.04 1.04 1.04
Cp 5.96 5.96 5.96 5.96 5.96
λ 0.533 0.533 0.533 0.533 0.533
6. Conclusions
Different rotor pole designs are investigated in this study by means of the MAGEC and FEA
analyses. The MAGEC gives the understanding of the single air gap AFPM machine and FEA analyzes
the characteristics of the AFPM machine. The MAGEC describes the infrastructure of the AFPM
machine characteristics that are obtained from the 3D-FEA. The magnetic flux paths are illustrated
by the MAGEC in Figures 2–5. Table 4 compares the results of the electromagnetic torque and torque
ripples for all magnet shapes. TR/AT values prove that design III has the lowest rate and, hence,
an average torque reduction of 4.3%. Transient analysis is performed by 3D-FEA for 10 milliseconds.
Each design is discussed in contrast to the simulation results. Additionally, a parametric analysis is
fulfilled to determine the best solution for the shifting angle. The electromagnetic torque and the back
EMF waveforms are demonstrated in Figures 9 and 10, which are obtained from the transient analysis.
Table 5 is demonstrated to prove the methods. The MAGEC and 3D-FEA results are compared in
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Table 5 in terms of air gap magnetic flux density, back EMF, and torque characteristics. The 3D-FEA
and MAGEC results validate each other.
Furthermore, the magnetic flux density distribution waveforms are given in Figure 11 and the
surface magnetic flux density profiles are given in Figure 12. The air gap magnetic flux density is
not collapsed under 0.2 T by the permanent magnets in designs III and IV, unlike design numbers I,
II, and V. However, Figure 12 gives information for the saturation of the irons. Design I and V have
strong flux leakage between the adjacent magnets, but the saturation points are mostly in the rotor
iron, hence, the results are not affected much at the 3D-FEA simulation time as given in the Table 5.
Additionally, the MAGEC results do not contain saturation effects. Thus, the heat effects are neglected
in the 3D-FEA results in Table 5. If the permanent magnets are damaged by the heat caused by the
saturation, all characteristics in Table 5 could be changed dramatically. Resultantly, the third design has
the best results in contrast to the precision on the stability of moving torque. Additionally, the results
show that stepping and shifting method has better results compared with the skewing method in
the view of torque ripple mitigation. The magnets will be produced privately for designs III and IV.
Hence, the costs may be higher for the prototype, but the magnet costs of each design will be the same
for mass production since the magnet weights being the same. Moreover, a prototype machine can be
seen in Figure 13 which is manufactured in the light of this paper for further studies.
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Nomenclature
Rs The reluctance of the stator back iron,
Rr The reluctance of the rotor back iron,
Rg The reluctance of the air gap between the stator and the rotor,
Rpm The reluctance of the permanent magnet,
Rpml The reluctance of the air gap between the two permanent magnets,
ϕr Magnetic flux flows from the rotor pole,
ϕg Flux flow passed from the air gap into the stator
Ppm The permeance of the permanent magnet
Ppml The permeance of the gap between adjacent magnets
Kc Carter’s coefficient
Kf The correction factor of the air gap magnetic flux density in radial direction
Kd Flux leakage coefficient
Kpml Leakage coefficient between the magnets
Kkϕ Flux density coefficient
df The distance between adjacent magnets
Npm Number of the magnets
Ap Area of a pole
Cp Permeance factor
Nw Number of turns
Jin Current density
Ns Slot number
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Abstract: This paper presents a comparative analysis of a new topology based on an asymmetric
hybrid modular multilevel converter (AHMMC) with recently proposed multilevel converter
topologies. The analysis is based on various parameters for medium voltage-high power electric
traction system. Among recently proposed topologies, few converters have been analysed through
simulation results. In addition, the study investigates AHMMC converter which is a cascade
arrangement of H-bridge with five-level cascaded converter module (FCCM) in more detail. The key
features of the proposed AHMMC includes: reduced switch losses by minimizing the switching
frequency as well as the components count, and improved power factor with minimum harmonic
distortion. Extensive simulation results and low voltage laboratory prototype validates the working
principle of the proposed converter topology. Furthermore, the paper concludes with the comparison
factors evaluation of the discussed converter topologies for medium voltage traction applications.
Keywords: hybrid converter; multi-level converter (MLC); series active filter; power factor correction
(PFC)
1. Introduction
An electrified ac railway system, being an energy-efficient and governmentally-friendly medium
of mass transportation, achieved great demand in many countries. However, to maximize the traffic,
it still requires developing highly efficient, reliable, and compact traction systems with reduced cost,
minimum time delay and less vibrations to assure passengers comfort [1]. The efficiency of railway
traction systems can be improved with a regenerative braking system which enables transforming the
kinetic energy of the rail vehicle in slowing down the speed into electrical power. Using a bidirectional
converter, the electric power generated due to the regenerative braking system can be harvested for
reuse [2].
A high efficiency and low production cost is required mostly by industrial processes, which can
be achieved by increasing the power rating of electrical components/equipment with the reduced
installation size. The power can be increased either by developing semiconductor devices with a
capability to withstand high voltage or by introducing multilevel converters which will allow to
connect the converter system directly to medium-voltage line. Recently, continuous development
in power semiconductors devices i.e., high-voltage insulated-gate bipolar transistors (IGBTs) and
integrated-gate commutated thyristors (IGCTs) and their use in self-commutated converters increases
the nominal voltage and power ratings of the converter system.
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Lower medium voltage high power railway traction system multi-level converters (MLC) have
significant advantages over classical two-level and three-level converters due to their lower current
harmonics distortion, less electromagnetic interference, increased output voltage level, and high power
density. Furthermore, due to the simple layout of classical two-level converters, connecting single
power semiconductor switch to medium grid voltages directly is not appropriate [3,4]. The key
conventional MLC topologies i.e., neutral point clamped (NPC), flying capacitors (FC), and the
cascaded H-bridge (CHB) have been reported in [4–8]. The MLC contains numerous power
semiconductor switches and a dc-link capacitor which are arranged according to the required
output voltage level. However, increasing the number of components accounts for attaining a high
voltage level to increase the control complexity, which will affect the efficiency and reliability of the
converter [6]. The requirement for MLC includes the dc-link voltage value at reference voltage level,
unity power factor on the ac side and low harmonics distortion in the injected current to ac grid [9].
Therefore, an appropriate control scheme is required to track the current signal and maintain the
dc-link capacitor voltages of MLC at their respective desired reference. A pulse width modulation
(PWM) technique which is used by various MLC drive systems has been investigated in [10,11].
Recently, arrangement of different conventional MLC topologies known as hybrid multilevel
converters has been introduced in [12,13]. In medium and high voltage range application, numerous
multilevel topologies share the market for industrial applications. Hybrid MLC topologies have
been a focus of interest due to substantial advantages which include, a redundant converter design,
wide operating range, minimum line harmonics, and improved power factor. Some of these
arrangements exist in the literature, such as NPC-H module [14], FC-H module [15], NPC-FC
module [16] and H-cascaded module [17]. Furthermore, unequal dc link voltages are used which
minimizes the redundant switching states and increases the output voltage level of the converter.
Such converters are known as asymmetric converters in the literature [17,18].
The non-linearity of the converter injects harmonic currents in the ac grid, which adversely affects
stability and the power quality of the ac grid [19]. Various techniques are available to mitigate high
harmonics; a modulation scheme based on selected harmonic elimination pulse width modulation is
studied in [12]. Various passive filters are introduced in [18,20,21] to overcome the harmonics issues in
converters, but due to its system parameters, the performance is limited and may cause a resonance
problem [22]. A compensator based on an electronics converter known as series active power filter
(APF) converter is studied in the literature [23–25] to tackle the limit imposed by the high harmonics.
Moreover, a converter based compensator in the existing research needs improvement in a supply
system for the electrified traction system.
This paper presents a comparative study of the recently proposed MLC converter for the medium
voltage-high power traction system which is examined through simulation results. Among all
converters, a new topology based on an asymmetric hybrid modular multilevel converter (AHMMC),
which is a series arrangement of a classical H-bridge and FCCM voltage source PWM converters,
is investigated in more detail. The design of AHMMC topology, its corrective current and its voltage
control methods are demonstrated. The overall system’s controllability, total harmonic distortion
(voltage and current), power factor and voltage stability on the dc-link capacitors is analysed through
extensive simulation results. The proposed topology is practically validated through low-power
laboratory prototype.
The paper is organized as follows. Section 2 includes a comparative analysis of five-level converter
topologies and their output results are examined. Section 3 first investigates the proposed converter
model, afterwards, its modulation strategy and control scheme are discussed. The simulation and
experimental results of the proposed converter are presented and discussed in Section 4. An evaluation
of comparison factors of the discussed converter topologies are examined in Section 5. Finally, the study
is concluded in Section 6.
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2. Comparative Analysis of 5-Level Converter Topologies
A comparative analysis of a few MLC converter arrangements i.e., NPC, hybrid NPC with
H-bridge module, CHB based NPC, and HNPC with a cascaded module for lower-medium voltage
application are discussed in this section.
2.1. NPC Converter
NPC converters are most widely used in industrial application from the last two decades among
the other high power converters [26,27] in the range of 2.3 kV, 4.16 kV and 6 KV applications [28].
Figure 1 shows a NPC voltage source converter (VSC), is the most commonly used topology for
self-commutated medium voltage converters (MVCs). The distinct features of NPC VSC ensures a
better output voltage quality compared to the conventional two-level converter.
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Figure 1. Five-level NPC converter topology.
The NPC converter circuit shown in Figure 1, contains eight power semiconductor switches,
four clamping diodes D(a−d), a dc-bus voltage of E = 2Vdc and two dc-link capacitors, each of the
dc-link capacitor is charged to half of the dc-bus voltage i.e., Vca = Vcb = 12 E. The output voltage of
the NPC converter is set to five level ±2Vdc,±Vdc, and 0. The modulation of converter switches can
be achieved by three methods: (1) Carrier Based Pulse Width Modulation (CBPWM); (2) Selective
Harmonic Elimination (SHE); and (3) Space Vector Modulation (SVM). In this study a CBPWM based
modulation is used for a 3L-NPC, for which the maximum current is achieved at the maximum
modulation index (m = 1). Based on topological design, consider that the NPC converter half
bridge is under voltage stress equal to half of the dc-bus voltage, whereas the half bridge of the
H-bridge converter is stressed equal to dc-bus voltages. To correlate the system voltage and required
semiconductor voltage in the three-level NPC converter, a 3.3 KV ratings devices are equipped in
2.3 kV converter without series connection of devices. Using 3L-NPC VSC, an output voltage of
up to 4.16 kV can be achieved without any series connection of devices [29–31]. Currently, 3L-NPC
converters are available in market with a variety of devices. SiemensTM, a European manufacturer,
utilizes 3.3 and 6.5 KV IGBT modules devices where higher voltage levels are attained through series
connection of semiconductor devices, to cover a range of 2.3 to 7.2 kV converters [32–34]. ABBTM
use 4.5 kV IGCTs [35] to offer 3.3 KV converters and ConverteamTM recently launched a 3.3 KV NPC
product using the press-pack 4.5 kV IGBT technology [36].
2.2. Hybrid NPC with H-Bridge
A hybrid modular converter based on the cascaded arrangement of NPC five level cell (having two
three-level NPC leg) with a three-level H-bridge cell and H-NPC module with a H-bridge as shown in
Figure 2, are investigated in [37–39] for different voltage ratios of the dc-link among the two power
cells. In the study, a converter cell which gives a fundamental component support operates at low
frequency, whereas a converter cell as a series active filter operates at high frequency for high harmonics
minimization and coupling inductor size reduction.
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Figure 2. Five level NPC converter with H-bridge (a) NPC with H-bridge module, and (b) H-NPC
with H-bridge module.
The power losses across the semiconductor switches are calculated and grouped by the power
cell of each converter. The total power loss(Pt) includes, switching loss (Psw) and conduction loss (Pc).
The conduction losses of the H-NPC cell are less due to the minimum number of power semiconductor
devices. The switching losses of the harmonic compensation converter will be higher because of the
high voltage stress and high average switching frequency.
2.3. CHB Based NPC Converter
As discussed above, the hybrid NPC with H-bridge configuration will cause a high power loss in
the voltage stressed power semiconductor switches because of the high average switching frequency.
To overcome the said issues, the dc-link voltage is equally distributed by replacing an H-bridge cell
with a five-level cascaded H-bridge (CHB) as shown in Figure 3. However, the topology with a five
level CHB arrangement requires an increased number of power semiconductor switches which will
cause high conduction losses and require a greater number of drive circuits.
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Figure 3. CHB based converter topology.
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2.4. H-NPC with Cascaded Converter Module
Figure 4 depicts an arrangement for H-NPC with a cascaded module that is constructed in this
study for lower medium voltage application. The topology has the benefit of a lower number of power
semiconductor devices in comparison with the CHB based converter topology discussed in Section 2.3.
The HNPC with cascaded module will minimise the total switch loss and number of drive circuits.
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Figure 4. Five-level H-NPC with cascaded converter module.
2.5. Topological Analysis Based on Simulation Results
To verify the converter system performance, a few of these arrangements, including the NPC
module, hybrid H-NPC with H-bridge module and H-NPC with cascaded converter module are
simulated in Matlab/Simulink environment. A five-level and seven-level converter output voltage
and the inductor current is obtained. The output voltage and inductor current of the converters are
further analysed by fast Fourier transform (FFT). The simulation parameters of the NPC Converter are
listed in Table 1.
Table 1. Simulation Parameters of NPC Converter.
Parameters Value
Grid Voltage 1750 V (rms)
DC bus Voltage 3000 V
DC link Capacitor C1, C2 1500 V
Converter Current 70 Amp (rms)
L 0.6 mH
Modulation Depth 1
Freqpwm 2 kHz
The simulation results of an NPC converter are shown in Figure 5. In Figure 5a,b the output
voltage with its harmonics spectrum is shown using conventional PWM control technique with a
modulation index m = 1. Figure 5c,d shows that the converter current is in phase with the grid voltage,
ensuring the rectifier operation mode of the converter.
The simulation parameters of seven-level H-NPC with H-bridge module and H-NPC with
cascaded converter module are presented in Table 2. By operating H-NPC with H-bridge module
converter at maximum modulation index m = 1.06, a maximum seven-level of output voltage is
achieved as shown in Figure 6a. The figure depicts the output voltage of the H-NPC, H-bridge and
overall converter, whereas Figure 6b shows its respective harmonics spectrum by using conventional
carrier based PWM control technique. Figure 7 shows H-NPC converter with H-bridge module
operating in rectifier mode. It can be seen from Figure 7a that the converter current has the same phase
with the grid voltage shown in Figure 7b. Figure 8 shows the simulation results of a 7-L HNPC with a
cascaded module. Figure 8a depicts the output voltage of the H-NPC converter, cascaded module and
overall converter, whereas Figure 8b shows its respective harmonics spectrum by using conventional
carrier based PWM control technique with a modulation index m = 1.06. Figure 9 shows the converter
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operating in rectifier mode. It can be seen from Figure 9a that the converter current has the same phase
with the grid voltage shown in Figure 9b.
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Figure 5. 5-L NPC converter topology (a) output voltage, (b) harmonic spectrum of output voltage,
(c) converter current, and (d) grid voltage.
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Figure 6. 7-L hybrid H-NPC with H-bridge converter topology (a) output voltage, and (b) harmonic
spectrum of output voltage.
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Table 2. Simulation parameters of Hybrid H-NPC converter.
Parameters Value
Grid Voltage 1750 V (rms)
DC bus Voltage 3000 V
DC link Capacitor C1, C2, C3, C4 1500 V
Converter Current 70 Amp (rms)
L 0.6 mH
Modulation Depth 1.06
H-NPC converter f reqpwm 350 Hz
H-Bridge cell f reqpwm 2 kHz
Cascaded module converter f reqpwm 2 kHz
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Figure 7. Converter operating in rectifier mode (a) converter current, and (b) grid voltage.
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Figure 9. Converter operating in rectifier mode (a) converter current, and (b) grid voltage.
3. Proposed AHMMC Converter
3.1. Structure and Working Principle
Figure 10 shows the proposed AHMMC topology. The basic circuit configuration contains an
FCCM in series with an H-bridge cell. An H-bridge converter contains four power semiconductor
switches Qa−d, a dc-bus voltage of E = 2Vdc, and a single dc-link capacitors Ca charged to the
dc-bus voltage. The output voltage of the H-bridge converter (V(AB)) is set to three level ±Vdc,
and 0. The FCCM which is the origin of the AHMMC topology contains six power semiconductor
switches Q1−6 and two dc-link capacitors Vc1 and Vc2, each of the dc-link is charged to 1/2 E of the
dc-bus voltage. The output voltage of FCCM (V(BC)) is synthesized which generates 5-level that
are ±2Vdc,±Vdc, and 0. The output voltage of the proposed AHHMC converter can be achieved by
Equation (1):
V(AHMMC) = V(AB) + V(BC) (1)
The mathematical model of the proposed AHMMC grid tied converter can be expressed by the
following set of Equations (2)–(4):
dis
dt
=
1
L
(SxVc1 + SyVc2 ∓ Sz2Vdc ± Vg) (2)
dVc1
dt
=
Sxi
C1
(3)
dVc2
dt
=
Syi
C2
(4)
where Vg = Esin(wt) is a grid voltage, Sx, Sy and Sz are the switching functions of the AHMMC which
can be expressed by the following Equations (5)–(7):
Sx = Q1Q4 − Q2Q3 (5)
Sy = Q4Q5 − Q3Q6 (6)
Sz = QaQd − QbQc (7)
The eight distinct operating modes of FCCM are achieved by three complementary pairs of the
power switches (Q2, Q4, Q6 are the complement pair of Q1, Q3, Q5, respectively) are listed in Table 3.
Figure 11 depicts an output of seven-level ±3Vdc,±2Vdc,±Vdc, and 0 which is achieved by operating
the converter modules with the combination of switching states. Table 4 summarises the seven-level
output voltage of the AHMMC converter.
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Figure 10. Proposed AHMMC converter topology.
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Figure 11. AHMMC operation mode (a) AHMM output voltage, and (b) H-bridge output voltage
(V(AB)) and FCCM output voltage (V(BC)).
Table 3. Switching modes of FCCM module.
Modes Switching States Capacitor Capacitor FCCM Output Voltage
- Q1 Q4 Q5 C1 C2 V(BC)
Table (a) when is > 0
1 1 1 1 discharge discharge 2Vdc
2 1 1 0 discharge by pass Vdc
3 0 1 0 by pass by pass 0
4 1 0 0 by pass charge −Vdc
5 0 0 0 charge charge −2Vdc
Table (b) when is > 0
1 1 1 1 discharge discharge 2Vdc
2 0 1 1 by pass discharge Vdc
3 1 0 1 by pass by pass 0
4 0 0 1 charge by pass −Vdc
5 0 0 0 charge charge −2Vdc
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Table 4. AHMMC Converter Output Voltage.
Angle V(AB) V(BC) V(AHMMC) = (V(AB)) + (−V(BC))
0 ≤ θ ≤ α1 0 0 0
α1 ≤ θ ≤ α2 0 −Vdc Vdc
α1 ≤ θ ≤ α2 2Vdc Vdc Vdc
α2 ≤ θ ≤ α3 2Vdc 0 2Vdc
α3 ≤ θ ≤ π 2Vdc −Vdc 3Vdc
3.2. Modulation Technique
A phase opposition disposition (POD) multi-carriers modulation strategy is implemented as a
PWM technique for the proposed converter. In order to minimize the switching loss, the converter
switches are categorised in two sets (i) high frequency switching of low voltage switches; (ii) low
frequency switching of high voltage switches. Design of the heat dissipation of the system and switch
type are the parameter for optimal selection of high frequency switches. In the proposed AHMMC
converter, the switches Qa and Qc are under high voltage stress and therefore, they are operated
with the fundamental switching frequency to minimise the switching loss. The voltage stress on the
switches of the FCCM converter is not symmetric. Within the FCCM, the middle leg switches Q3
and Q4 are under high voltage stress and therefore, for the design consideration the PWM frequency
of these switches is restricted below 1 kHz which will reduce the switching loss, whereas the PWM
frequency for the outer leg switches Q2 and Q6 are set to 2 kHz (1 kHz effective switching frequency)
due to the permissible operating range of high voltage devices up-to 2 kV. Moreover, the modulation
scheme studied in this work has the benefit of a wide modulation index range. Figure 12 shows the
graph of modulation index versus dc-link voltage value for series active filter (FCCM) at various
operating angle.
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Figure 12. Modulation index versus dc-link voltage of FCCM.
3.2.1. Over Modulation Range (1∼1.27)
In the proposed AHMMC converter, the H-bridge cell will provide a fundamental support
whereas the FCCM module will cancel harmonics produced by the H-bridge cell. The overall output
voltage level of the proposed AHMMC converter depends on the modulation index (m) which is
expressed by Equation (8). Where θ is the initial phase angle of the h-bridge cell which is calculated
using Equation (9).
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m =
4
π
cos(θ) (8)
θ = arccos
π
4
Vg
Vdc
(9)
At θ = 0, a 27% maximum modulation index is achieved which results in the higher output
voltage of the proposed converter. Figure 12 shows the over modulation range along with the dc-link
voltage required for harmonic compensation. When the theta lies between (0 ≤ θ < 38) degree,
maximum seven-level output voltage is achieved which will lower the current value for the same
power rating of the converter.
3.2.2. Switch Stress and Modulation Range (0.4∼1)
Operating the proposed converter in the modulation range of m = 0.4∼1, a five level converter
output voltage is achieved with approximately half of the dc-bus voltage required for series active
filter (FCCM). This will lower the voltage stress on the semiconductor switches. The voltage stress
on the middle leg of the FCCM will be 0.6 E, whereas, voltage stresses on the upper legs will be 0.3E .
Therefore, the switching frequency can be varied according to the system design.
3.3. Switch Losses
The switch losses were divided into the conduction and switching power losses. The total power
switch losses PT are grouped by power converters. The proposed AHMMC topology studied in this
paper consists of 10 power switches with anti-parallel diodes. The conduction loss of the switch
depends on the power conduction through the switch due to direction of the current. The calculation
of total conduction losses Pcd at any instant across the power switch (psw) and diode (d) can be given
as Equations (10)–(12):
Pc_m(psw) =
1
2π
∫ 2π
0
[
(mpsw × vpsw)is · Ql
]
d(ωt) (10)
Pc_m(d) =
1
2π
∫ 2π
0
[(md × vd)is · Ql ] d(ωt) (11)
Pcd = Pc_m(psw) + Pc_m(d) (12)
where mpsw and md are switch and diode count during conducting period, vpsw and vd are voltage
drops of the power switch and diode in conduction state, respectively, is is the conduction current of
the power switch device, and Ql is the switching command of the power switch.
The switching losses of active switch can be determined every ON and OFF state during a
reference period. The overall switching losses can be calculated by Equations (13) and (14):
Psw = Psw_on + Psw_o f f (13)
=
2n+2
∑
j=1
[
1
6
vb(j) · i · (ton + to f f ) f j
]
(14)
where, vb, i and f j is the blocking voltage, a conduction current, and the switching frequency of the
active switch, respectively.
The total power switch losses across the converter can be computed as:
PT = Pcd + Psw (15)
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3.4. Control Scheme
For a stable operation of the proposed converter, corrective current and voltage control techniques
shown in Figure 13 are implemented to track the reference current and reference voltage to ensure
the unity power factor and balanced dc-link voltage, respectively. An inner current control loop is
implemented at the FCCM module; since the operating frequency of this converter is high it will
respond quickly to any change.
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Figure 13. Corrective control scheme (a) current control loop, and (b) voltage control loop.
Figure 13a, shows a current control loop, in which an error signal is achieved by comparison of
measured current Is and Ire f which is further compensated by a proportional gain Kp and then added
in the modulating signal for the FCCM converter. The dc link voltage variation impact in the current
is minimized through dc voltage feed forward loop control by adjusting the PWM accordingly as
described in Equation (16):
d = (p1
|Vout |
Vc1
+ p2
|Vout |
Vc2
+ p3
|Vout |−Vc1
Vc2
+ p4
|Vout |−Vc2
Vc1
) × Sign(Vout) (16)
where d and p(1−4) is the duty cycle and PWM output conditions for FCCM, respectively. Table 5
presents PWM output conditions, whereas the direction of PWM output is determined by Sign(Vout)
which is expressed by Equation (17):
Sign(Vout) =
{
1, i f Vout ≥ 0
−1, i f Vout < 0
(17)
Figure 13b shows the voltage control loop implemented for the proposed converter. In order
to attain the desired output voltage level of the converter, The PWM allows to conduct through one
node of the capacitor, which leads to the unbalancing of the capacitor Vc1 and Vc2. Moreover, some of
the power dissipates across the switches of the FCCM module which is fed by dc-link capacitors;
therefore, a voltage control is needed to maintain balanced voltage on the dc-link. The voltage
control loop is categorised into two parts (i) common mode voltage control (ii) voltage balancing
among the capacitors. The common mode voltage is controlled by modifying the operating angle
of the fundamental component of the H-bridge converter. For a stable operation of the converter,
the difference among the dc-link capacitor voltages needs to be balanced, which is achieved by the
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swapping technique, using the redundant switching states given in Table 3. It is presented in Table 3
that the voltage level ±V and 0 can be achieved in multiple ways with their respective states of
charging and discharging of capacitor. The charge swapping using redundant switching states is based
on the following set of rules.
• When (i(s) × Vre f ) < 0, if VC1 < VC2, then Table 3b will be selected.
• When (i(s) × Vre f ) > 0, if VC1 > VC2, then Table 3a will be selected.
where i(dc) is a direction of the dc reference current. Using the above relation of selecting tables,
the balancing of capacitor voltage is achieved.
Table 5. PWM operating conditions.
Operating Condition p1 p2 p3 p4
Vc1 is a lower capacitor
| Vout | ≤ Vc1 1 0 0 0
Vc1 < | Vout |< (Vc1 + Vc2) 0 0 1 0
Vc2 is a lower capacitor
| Vout | ≤ Vc2 0 1 0 0
Vc2 < | Vout |< (Vc1 + Vc2) 0 0 0 1
4. Simulation and Experimental Results
The AHMMC converter is simulated in MATLAB/Simulink environment to demonstrate the
system’s effectiveness, and performance of the modulation and control scheme. The AHMMC
converter is designed for lower medium voltage application, hence efficiency greater then 97% is
expected. However, an experimental validation is performed at low voltage laboratory prototype in
which the proposed converter efficiency is determined by conduction losses of the semiconductor
switches, which is not a very good indicator of real power losses appearing on the system, operating at
a voltage range greater than 1 KV. To verify the system results, simulation results are scaled accordingly
to a low voltage laboratory prototype using the system’s parameters presented in Table 6, which are
the same for both simulation and experimental models. The selection of all component values has been
done by extensive simulations. The criteria for capacitors selection are based on the voltage ripple and
stability consideration of a converter i.e., the capacitor capacity should be high enough to withstand
imbalance to a couple of cycles. Through simulation analysis, approximately 2% capacitor ripple is
designed, whereas the inductor L value is selected for a current ripple of 0.5% (peak to peak) under
full rated current.
Table 6. System parameters of AHMMC.
Parameter Value
Inductance 0.6 mH
DC-link Capacitor 20 μF
FCCM Switching Frequency 2 kHz
Capacitor Voltage 50 Vdc
Grid Voltage 110 (rms)
Current Is 14 A (rms)
DC-bus Voltage 100 V
Figure 14 depicts the simulation and practical results of the AHMMC converter output voltage at
m = 1.26. The three angles per quarter cycle operation gives an output of seven-level. Figure 14a shows
simulation results, whereas Figure 14b shows experimental results of the stable converter operation
because of balanced capacitor voltages. An active power is transferred by compensating the harmonics
produced by H-bridge through series active filter (FCCM).
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Figure 14. AHMMC converter output at m = 1.26, (a) simulation validation, and (b) experimental
validation, traces channels 2 and 3 (200 V/div).
Figure 15 depicts the simulation and practical results of the AHMMC converter output voltage
at m = 0.89. The two angles per quarter cycle operation gives an output of five-level. Figure 15a
shows simulation results, whereas Figure 15b shows experimental results of the stable converter
operation due to the balanced dc-link capacitor voltages. The situation is similar when an active
power is transferred by compensating the harmonics produced by the H-bridge through series active
filter (FCCM).
Figure 16 shows simulation and practical validation of the balance operation of the converter with
balanced capacitors voltage due to voltage swapping technique by redundant switching state selection
presented in Table 3 together with converter current. Figure 17 depicts the simulation and practical
results of the grid voltage and converter current. The signals are in-phase which tells that the converter
works as a rectifier. Figure 18 depicts the low voltage laboratory prototype of a proposed AHMMC
converter. Table 7 presents the simulation and experimental current THD value of the converter
operating at different power ratings.
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Figure 15. AHMMC converter output at m = 0.89, (a) simulation validation, and (b) experimental
validation, traces chanels 2 and 3 (200 V/div).
Figure 16. Cont.
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Figure 16. AHMMC converter output, (a) simulation validation of capacitor voltage balancing
togather with a unity power factor, and (b) experimental validation, traces channels 1, 3, 4 (50 V/div),
and 2 (200 V/div).
Figure 17. Low distortion in input current, (a) simulation validation of minimum distorion in current
injected to ac main, and (b) experimental validation of minimum distortion in current injected to ac
main. traces channels 2 (200 V/div), and 4 (50 A/div).
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Table 7. Current THD of AHMMC operating at differnt power rating.
Current THD Power Rating
25% 50% 100%
Simulation THD 6.55 3.31 1.66
Experiment THD 7.95 4.87 2.98
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Figure 18. Experimental setup.
5. Comparision and Discussion
In this paper, the important characteristics of five different converter configurations were
examined. A comparison is carried out among these topologies under power semiconductor devices
(IGBT) available in different voltage levels (2.3, 3.3, and 4.16 kV) [30].
The NPC VSC has superior features compared to other hybrid converters presented here for upper
voltage range up-to 3 kV for present devices operating at 1 kHz average switching frequency [40].
The key features include low conduction losses, better voltage and current THD, low components
count and equal voltage stress on the active switches. However, due to the unequal loss distribution,
the result is unsymmetrical temperature among the semiconductor devices.
Considering the dc bus voltage up-to 5 kV, the structural design of hybrid H-NPC with H-bridge
has the benefit of seven-level output voltage by two more active switches which is inevitable.
The topology can be used for higher voltage range as the dc link required for harmonic compensation
is 0.35 E at maximum modulation index. Moreover, the switching losses is reduced by modulating
the high voltage stressed switch at fundamental switching frequency. The structural drawback of
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the H-NPC converter is the high voltage stresses on half bridge leg of H-NPC converter. The voltage
stresses can be higher across the H-bridge for the topology used in higher range voltage application.
A CHB based converter is introduced to tackle the limit imposed by high voltage stresses which
is reduced by splitting the dc link voltage of the H-bridge converter using five-level CHB for higher
voltage application. However, the high component count will lead to a high system cost. A topology
based on a H-NPC and cascaded module achieves better output voltage with reduced active switches
and minimum conduction loss in comparison with CHB based topology.
The proposed converter topology is designed for a lower medium voltage range up-to 5 kV with
the maximum output voltage of seven-level. Considering the same system parameters, the proposed
topology has certain advantages over other hybrid converter topologies, for example, the wide
operating rang, low current THD presented in Table 11, and the lower component count in comparison
with the hybrid converter topologies listed in Table 8. The switching losses are addressed by operating
the high stressed switch with low switching frequency; the switching loss of the proposed converter is
lower which results in higher efficiency in comparison with NPC VSC as shown in Figure 19 based on
the converter parameters given in Table 9. However, the current THD of the NPC converter is less
than the AHMMC converter.
Table 8. Component count of converter.
Converter Components Count
Active Switches Diode Dc-Link Capacitor
NPC 8 4 2
HNPC with H-bridge 10 2 3
HNPC with cascaded module 12 2 4
Proposed AHMMC converter 10 - 3
Table 9. Converter parameter for efficiency comparison.
Parameter Value
DC bus voltage 3 kV
Grid voltage 1.75 kV (rms)
Modulation index Maximum modulation index
Reactor inductance 0.6 mH
VCES VCESat Rise time Fall time
IGBT 1.7 kV 2.45 V 0.29 μs 0.29 μs
IGBT 4.5 kV 2.84 V 0.35 μs 0.35 μs
Figure 19. Converter’s efficency.
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Table 10 presents voltage stress on the semiconductor switches. The proposed topology has
four active switches (in the outer leg of FCCM) which are under low voltage stress; thus, they are
operated at high frequency to minimize the current ripple together with inductor size. The current total
harmonic distortion (THD) of the converter operating at different power ratings is given in Table 11,
which shows that the proposed converter current THD is lower than the other hybrid converter
topologies discussed here.
Table 10. Voltage stress on semiconductor devices.
Semiconductor Devices Voltage Stress
Active Switches Diode
Half bridge NPC E/2 E/2
Half bridge E/2 –
Cascaded module centre cell E –
Cascaded module outer cell E/2 –
Half Bridge (AHMMC) E –
Cascaded module centre cell E –
Cascaded module outer cell E/2 –
Table 11. Converters current THD operating at different power ratings.
Converter Power Rating
25% 50% 100%
NPC 5.31 2.83 1.38
HNPC with H-bridge 6.71 3.43 1.73
HNPC with cascaded module 6.59 3.39 1.71
Proposed AHMMC 6.55 3.31 1.66
6. Conclusions
In this paper, a comparative analysis of MLC topologies for medium voltage traction application
has been demonstrated. The study will be helpful to select a suitable converter among the converters
discussed for specific voltage ranges. Among all the converters, the proposed AHMMC configuration
is studied in detail for medium voltage high power application due to its various features including
a better output voltage, reduced switch losses by minimizing the switching frequency as well
as the component count, and improved power factor with low THD. The proposed system
performance is validated through simulation results using MATLAB/Simulink. Furthermore, a low
voltage laboratory prototype is developed to test the performance of the proposed converter in practice.
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Abstract: This paper presents an optimized single-phase three-level boost DC-link cascade H-bridge
multilevel inverter (TLBDCLCHB MLI) system to generate a seven-level stepped output voltage
waveform for photovoltaic (PV) applications. The proposed TLBDCLCHB MLI system is obtained
by integrating a three-level boost converter (TLBC) with a seven-level DC-link cascade H-bridge
(DCLCHB) inverter. It consists of a TLBC, level generation unit (LGU) and phase sequence generation
unit (PSGU). When compared with traditional boost converter-fed multilevel inverter systems,
the proposed TLBDCLCHB MLI system requires a single DC source, fewer power switches and
gate drivers. Reduction in the switch count and number of DC sources makes the system cost
effective and requires a smaller installation area. Pulse generation for the power switches of an
LGU in a DCLCHB inverter is accomplished by providing proper conducting angles that are
generated by optimized conducting angle determination (CAD) techniques. In this paper two
CAD techniques i.e., equal-phase CAD (EPCAD) and step pulse wave CAD (SPWCAD) techniques
are proposed to evaluate the performance of the proposed system in terms of the total harmonic
distortion (THD) and the quality of the stepped output voltage waveform. The proposed system
has been modeled and simulated using MATLAB/SIMULINK software. Results are presented
and discussed. Also, a prototype model of a single-phase TLBDCLCHB MLI system is developed
using a field-programmable gate array (FPGA)-based pulse generation with a resistive load and its
performance is analyzed for various operating conditions.
Keywords: three-level boost converter (TLBC); DC-link cascade H-bridge (DCLCHB) inverter;
conducting angle determination (CAD) techniques; total harmonic distortion (THD)
1. Introduction
Development in power electronics lay down a widespread scope for the resourceful operation of
power converters. A few setups of power converters are produced to do the sun-powered photovoltaic
(PV) applications with enhanced adequacy [1,2]. PV power generation is an encouraging elective
source of energy and has numerous focal points compared to the other elective energy sources like
wind, ocean, biomass, fuel, geothermal, and so on. In PV power generation, boost converters and
multilevel inverters (MLIs) are playing a major role in power conversion. These power converters
are broadly being utilized as a connection between load and supply. As most of the renewable
power source generation is DC in nature, the DC-DC boost converters are utilized to increase the
voltage level, and the DC must be changed over to AC for grid connection. Therefore, MLIs are
used for DC to AC conversion [3,4]. The power generation using a traditional boost converter and
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inverter consists of a greater number of components, requires a larger installation area, is bulky in
size, and costly. Also, the traditional boost converters are unable to produce a high boost ratio [5,6].
This paper proposes a three-level boost converter (TLBC) with a high boost ratio, based on one switch,
one inductor, (2N-1) capacitors, and (2N-1) diodes for ‘N’ levels. It is a pulse width modulation
(PWM)-controlled boost converter capable of maintaining an equal voltage in all ‘N’ output levels and
controlling the input current.
In this paper, the structure of single-phase three-level boost DC-link cascade H-bridge multilevel
inverter (TLBDCLCHB MLI) system is proposed to generate a seven-level stepped output voltage
waveform for PV applications. The proposed system is obtained by integrating a three-level boost
converter (TLBC) with a seven-level DC-link cascade H-bridge (DCLCHB) [7,8]. Also, the objective
of the proposed work is to investigate the performance of a single-phase seven-level DCLCHB
inverter [9,10] using conducting angle determination (CAD) techniques [11] in terms of the total
harmonic distortion (THD) and the quality of the stepped output voltage waveform. Here, equal-phase
CAD (EPCAD) based on equal-area distribution and step pulse wave CAD (SPWCAD) based on
volt-second area equal to step pulse wave techniques are proposed to evaluate the performance of the
DCLCHB inverter [12]. The proposed TLBDCLCHB MLI system is modeled, simulated and validated
through experimental setup using field-programmable gate array (FPGA)-based pulse generation.
2. Structure of TLBDCLCHB MLI System
The block diagram of the proposed TLBDCLCHB MLI system is shown in Figure 1. The proposed
TLBDCLCHB MLI system consists of single DC voltage source, TLBC, and DCLCHB inverter to
generate a seven-level stepped output waveform. The DCLCHB inverter is composed of level
generation unit (LGU) and phase sequence generation unit (PSGU). LGU is used to generate the
required number of levels and PSGU is used to generate positive and negative sequence voltage
levels [13]. The equivalent structure of TLBDCLCHB MLI system is shown in Figure 2.
Figure 1. Block diagram of the proposed (TLBDCLCHB MLI) system.
The number of power switches ‘NSwitches’ and the number of levels ‘m’ for a single-phase
TLBDCLCHB MLI system are calculated using Equations (1) and (2), respectively.
m = (2C + 1)H (1)
NSwitches = (m − 1) + 5 (2)
where ‘C’ is the number of DC link capacitors integrated to a DCLCHB inverter and ‘H’ is the number
of H-Bridge circuits.
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Figure 2. Equivalent structure of TLBDCLCHB MLI system.
Table 1 demonstrates the required number of power switches and DC sources for the traditional
and proposed boost DC-link-based inverter to generate a stepped output waveform from seven levels
to fifteen levels. From the investigation, it is gathered that the proposed TLBDCLCHB MLI system has
reduced the switch count and requires just a single DC source compared to traditional boost multilevel
inverter (MLI) systems [14,15].
Table 1. Component requirements for existing and proposed boost based MLI systems.
Number of Levels
Boost Cascade MLI (Conventional) TLBDCLCHB MLI (Proposed)
Number of
Power Switches
Number of DC
Sources
Number of
Power Switches
Number of DC
Sources
7 15 3 11 1
9 20 4 13 1
11 25 5 15 1
13 30 6 17 1
15 35 7 19 1
3. Three-Level Boost Converter (TLBC)
The circuit configuration of DC-DC TLBC is represented in Figure 2. It consists of a traditional
boost converter, (2N-1) capacitors, and (2N-1) diodes. The main advantages of using the TLBC topology
are; it can be extended to any number of levels by adding only diodes and capacitors without changing
the main circuit; no need of additional voltage balance circuit; and voltage gain can be increased
without the use of a transformer by operating at minimum duty ratio. The TLBC circuit consists of
three stages which are operated by varying duty cycles of 0.4, 0.5, and 0.6. The operation of the TLBC
is explained in [16].
3.1. Analysis of DC-DC TLBC
Considering the presence and absence of inductor power loss for both traditional and proposed
TLBCs gives important information to designers. From basic principles, the voltage gain or the boost
factor of the traditional boost converter [14] is given by Equation (3):
Voltage gain,
Vo
Vdc
=
1
1 − D (3)
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where ‘Vo’ is the output voltage, ‘Vdc’ is the input voltage and ‘D’ is the duty cycle.
By considering the lossless system, the voltage gain for the N-level boost converter can be
expressed as:
Vo
Vdc
=
N
1 − D (4)
For a lossless system, the input current, Idc, can be expressed as:
Idc =
N Io
1 − D (5)
From Equation (5), the input current, Idc, can be controlled using duty cycle ‘D’ in the PWM.
Now the voltage gain or boost factor expression for the N-level boost converter can be derived
as follows:
Based on the condition that the average voltage across the inductor ‘L’ is equal to zero. The total
inductor voltage during the ON—OFF condition can be expressed as,
VL = D(Vdc − ILRL) + (1 − D)(Vdc − VC − ILRL) = 0 (6)
where, ‘IL’ is the inductor current which is equivalent to ‘Idc’ and ‘RL’ is the inductor resistance or
parasitic resistance.
Here, the first term of Equation (6) is valid when the switch ‘S’ is turned ON, and the second term
can write when the switch ‘S’ is turned OFF. From Equation (6) it can be written as,
Vdc(D + 1 − D) + ILRL(−D − 1 + D) = (1 − D)VC (7)
From Equation (7),
Vdc = (1 − D)VC + ILRL (8)
Therefore, from Equations (3)–(7), the input voltage, Vdc can be expressed as,
Vdc = (1 − D)VoN +
N Vo
(1 − D)RO RL (9)
Therefore, Equation (9) can be expressed as follows:
Vdc
VO
=
1
(1−D)
N +
NRL
(1−D)RO
(10)
Equation (10) is equal to Equation (3) if N = 1 and RL = 0. From Equation (10), it can be observed
that the voltage gain reaches a maximum before D = 1, and then becomes 0. The effect of parasitic
resistance ‘RL’ is responsible for the limitation in the boost factor. The actual boost factor or voltage
gain against the duty cycle is analyzed by varying ‘RL’ in Equation (10). Figures 3 and 4 describe the
graph between voltage gain versus duty cycle for the traditional boost converter, i.e., N = 1 and for the
proposed TLBC, i.e., N = 3 using different values of RL/Ro.
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Figure 3. Duty cycle versus voltage gain of a traditional boost converter for various values of RL/Ro
(N = 1).
Figure 4. Duty cycle versus voltage gain of TLBC for various values of RL/Ro (N = 3).
From the Figures 3 and 4, it can be noticed that the voltage gain of the traditional boost converter
is quasi-linear when the duty cycle varies from 0 to 0.5, but beyond that, the boost factor of a
traditional boost converter becomes non-linear; therefore, the control of a traditional boost converter
is complicated.
Similarly, from Figure 4, i.e., when N = 3, it can be observed that the quasi-linear region is extended
with a high voltage gain for the TLBC. Therefore, the TLBC achieves a high voltage gain compared to
the traditional boost converter, and, also a better operating point of the duty cycle for the TLBC, which
is from 0.4 to 0.6.
In the next section, the effect of the voltage drop across the switch and diodes is studied.
3.2. TLBC Voltage Drop Across Switch and Diodes
In actual operation of TLBC, the voltage drop across the switch and diodes must be considered
since it avoids full charge across the capacitors [17,18]. Therefore, it reduces the conversion efficiency
of the TLBC topology. In general, the voltage drop in the power switches and diodes can be around
2 V, and it can be neglected in medium- and high-voltage applications but must be considered in
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low-voltage applications. Here, the voltage drop across the switch and diodes is assumed to be equal
to ‘Vd’.
From Figure 5, it can be noticed that the voltage across the C5 becomes,
VC5 = VC3 − Vswitch − Vdiode = VC3 − 2Vd (11)
where, ‘2Vd’ is the voltage drop across the switch ‘S’ and diode ‘D5′.
Similarly, VC2 and VC1 can be written as,
VC2 = 2VC3 − 4Vd (12)
VC1 = 3VC3 − 8Vd (13)
where, VC2 and VC1 are the expressions for the voltage output of two-level and three-level boost
converters, respectively. The generalized output voltage expression for the N-level boost converter can
be expressed as follows:
Vo = NVC − (N − 1)4Vd (14)
where, ‘VC’ is the lower capacitor output voltage, and follows Equation (3).
Equation (14) gives the output voltage for the multiple stages of the boost converter. The efficiency
of the proposed converter for the N-level is given by the Equation (15).
E f f iciency, η =
Vo
NVC
= 1 − (N − 1)4Vd
NVC
(15)
Form Equation (15), the efficiency of the TLBC circuit can be reduced by considering the voltage
drop across the switch and diode.
Figure 5. Charging C5 of a TLBC with switch and diode’s voltage drop.
3.3. Closed-Loop Control of TLBC
From Figure 5 and Equation (10), it can be observed that the output voltage gain depends on
the ratio of load resistance (RO) and source resistance (RL), i.e., if there is any variation between the
load and source resistances, the output voltage of TLBC is not kept constant, and, from Equation (13),
there will be a variation in the duty cycle to get the required amount of output voltage by considering
the voltage drop across the switch and diodes. Therefore, the proposed TLBC circuit is modeled in
closed-loop mode using an integral controller to maintain the constant output voltage.
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Figure 6 represents the TLBC circuit in closed-loop mode. In the case of any variation in the load
side or source side, the output changes, so a suitable controller is designed to change the duty cycle by
comparing ‘Vref’ with ‘Vout’ in order to maintain the required output voltage.
Figure 6. Model of TLBC in closed-loop mode.
4. DC-Link Cascade H-Bridge (DCLCHB) Inverter
Figure 7 depicts the DCLCHB inverter topology for the generation of a single-phase seven-level
output voltage waveform. It is composed of LGU and PSGU [12].
Figure 7. Single-phase seven-level DCLCHB inverter.
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Switches in the LGU are used to generate the required number of levels and it is formed by
connecting half-bridge cells in series. Each half-bridge cell consists of a DC source controlled by two
switches. PSGU consists of an H-bridge circuit, which is used to generate the positive and negative
sequence voltage levels. Table 2 gives a component requirement to generate a seven-level output
voltage for the proposed and existing MLIs. It clearly shows a substantial component reduction when
using a DCLCHB structure [7,8].
Table 2. Component requirements for existing and proposed cascade MLI systems.
Components Traditional MLI Proposed MLI
Switches 12 10
Clamping diodes 0 0
DC sources 3 3
Capacitors 0 0
In this DCLCHB inverter topology, all the magnitudes of DC voltage sources are equal
(Vdc1 = Vdc2 = Vdc3).
i.e., Vdci = Vdc, where i = 1, 2, and 3 (16)
The maximum value of the output phase voltage is obtained by using Equation (17).
Vmax =
S
∑
i = 1
Vdci (17)
The number of output phase voltage levels can be obtained from Equation (1). The number of
power switches for the DCLCHB inverter can be calculated using Equation (18).
NSwitches = (m − 1) + 4 (18)
Equation (16) gives the output level of the LGU. By using PSGU, the positive and negative levels
are obtained at the load (Vo), the synthesized stepped AC output phase voltage will be obtained by
using the Equations (19) and (20).
Vo, max =
3
∑
i = 1
+ Vdci, If P1, P2 = 1 (19)
Vo, max =
3
∑
i = 1
− Vdci, If P3, P4 = 1 (20)
For a single-phase seven-level DCLCHB inverter, the switching sequences to generate the required
levels are given in Table 3.
Table 3. Switching sequence to generate seven-level output for a DCLCHB inverter.
S.No
LGU Switches PSGU Switches
Voltage Levels (Volts)
S1 S3 S5 S2 S4 S6 P1 P2 P3 P4
1 1 1 1 0 0 0 0 0 0 0 0
2 0 1 1 1 0 0 1 1 0 0 100
3 0 0 1 1 1 0 1 1 0 0 200
4 0 0 0 1 1 1 1 1 0 0 300
5 0 1 1 1 0 0 0 0 1 1 −100
6 0 0 1 1 1 0 0 0 1 1 −200
7 0 0 0 1 1 1 0 0 1 1 −300
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5. Conducting Angle Determination (CAD) Techniques
CAD techniques are a vital part of any inverter since they are directly related to the efficiency of
the entire system [6,12]. It is used to control the proposed DCLCHB inverter output phase voltage
and also for the calculation of the two main parameters such as %THD and Vrms. In this paper,
a step pulse wave CAD (SPWCAD) technique has been employed to trigger the switches of LGU
in the DCLCHB inverter and is compared with a conventional CAD technique, i.e., equal-phase
CAD (EPCAD) technique. The generation of the seven-level stepped voltage waveform using CAD
techniques is shown in Figure 8.
Figure 8. Generation of the seven-level stepped voltage waveform for DCLCHB inverter using
CAD techniques.
In the presented EPCAD and SPWCAD techniques, for an m-level stepped waveform in the period
of the first quadrant, i.e., 0 to 90◦, 2(m − 1)/2 conducting angles need to be determined. From Figure 8,
to generate a seven-level stepped waveform in the first quadrant, i.e., 0 to 90◦, three conducting angles
need to be determined. They are defined as the main conducting angles, i.e., α1, α2 and α3 using
the time-sequence. From Figure 8, it can be noticed that only the main conducting angles need to
be determined; the rest of the conducting angles can be derived from the main conducting angles.
The solution of the main conducting angles, i.e., α1, α2 and α3 must satisfy the following condition:
0 ≤ α1 ≤ α2 ≤ α3 ≤ π2 (21)
5.1. EPCAD Technique
In the EPCAD technique the main conducting angles are derived by taking an average distribution
of the conducting angles from 0 to180◦. In this technique, the main conducting angles are obtained by
using Equation (22).
αi = i
(
180
◦
m
)
(22)
where i = 1, 2, . . . . . .
(
m−1
2
)
, m = number of levels.
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For a seven-level stepped waveform using the EPCAD technique, three main conducting angles
need to be determined using Equation (22), i.e., α1, α2 and α3, the values of which are 25.71◦, 51.43◦,
and 77.14◦, respectively.
5.2. SPWCAD Technique
In the proposed SPWCAD technique, conducting angles are acquired by computing the
volt-second areas of the sine reference voltage waveform that is equivalent to the stepped output
phase voltage waveform of the DCLCHB inverter. In the seven-level DCLCHB inverter, since three
half-bridge cells are connected in series, the reference voltage ‘Vref’ and output-phase voltage ‘Vout-phase’
can be obtained by the Equations (23) and (24) respectively:
Vre f = 3
(
4Vdc
π
)
(Mi Sin ωt) (23)
Vout−phase = i.Vdc (1 ≤ i ≤ 3) (24)
where, ‘Mi’ is the modulation index, and ‘i’ is the integer number.
Figure 9 demonstrates the dummy conducting angles (αi1) in the case of Mi = π/4. The areas of
A11, A21, and A31 are encompassed by the sine reference voltage wave and the stepped output-phase
voltage levels in the positive half-cycle of the seven-level DCLCHB inverter.
Figure 9. Reference voltage waveform with dummy conducting angles.
The generation of a step pulse wave in the DCLCHB inverter to meet the equivalent areas as
A11, A21, and A31. Here, main conducting angles (αi) are defined as the switching timing angles of
step pulse waves in the DCLCHB inverter. Figure 10 represents the main conducting angles and the
stepped output phase voltage of the seven-level DCLCHB inverter during the positive half cycle.
Assuming that the areas A1, A2, and A3 made by the main conducting angles in Figure 10 are
equivalent to A11, A21, and A31 made by dummy conducting angles which are obtained as follows:
Area, A11 can be obtained from Equation (25):
A11 = (A11 + A21 + A31) − (A21 + A31) (25)
Therefore, from Equation (25), A11 can be written as:
A 11 =
 π
2
0
3 Vdc sin ωtd(ωt)−
{ π
2
α11
3Vdc sin ωtd(ωt)−
(π
2
− α11
)
Vdc
}
(26)
From Figure 10, Area, A1 can be expressed as,
A1 =
(π
2
− α1
)
Vdc (27)
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Since A11 is equal to A1, the real conducting angle α1 of the proposed SPWCAD technique is
obtained as,
α1 =
π
2
−
{ ∫ π
2
0 3 Vdc sin ωtd(ωt) −
(∫ π
2
α11
3 Vdc sin ωtd(ωt)−
(
π
2 − α11
)) }
(28)
Similarly, by equating A21 to A2, the angle α2 can be expressed as,
α2 =
π
2
−
{ ∫ π
2
0 3 Vdc sin ωtd(ωt) −
(∫ π
2
α12
3 Vdc sin ωtd(ωt)−
(
π
2 − α12
)) }
(29)
α3 can be obtained by equating A31 to A3 or by using Equation (30):
 π
2
0
3 Vdc sin ωtd(ωt)−
(
A11 + A
1
2
)
=
(π
2
− α3
)
Vdc (30)
For a seven-level DCLCHB inverter, the conducting angles are calculated by using
Equations (31)–(33).
α1 =
12Mi
π
{
cos
(
sin−1
(
π
12Mi
))
− 1
}
+ sin−1
(
π
12Mi
)
(31)
α2 =
12Mi
π
{
cos
(
sin−1
(
2π
12Mi
))
− cos
(
sin−1
(
π
12Mi
))}
+ 2 sin−1
(
2π
12Mi
)
− sin−1
(
π
12Mi
)
(32)
α3 =
3π
2
− 12Mi
π
cos
(
sin−1
(
2π
12Mi
))
− 2 sin−1
(
2π
12Mi
)
(33)
Therefore, for a seven-level stepped waveform using the SPWCAD technique, three main
conducting angles need to determined using Equations (31)–(33), i.e., α1, α2 and α3 and their values
are 9.43◦, 29.59◦, and 55.88◦, respectively, for the Mi = 0.8.
 
Figure 10. Output phase-voltage of a seven-level DCLCHB inverter in the positive half-cycle voltage.
5.3. Comparison of the SPWCAD and EPCAD Technique
The conducting angles acquired by the SPWCAD technique are different from those acquired
by the EPCAD technique. In the SPWCAD technique, conducting angles are acquired based on the
modulation index (Mi) whereas the EPCAD technique gives the same conducting angles irrespective
of the Mi. The proposed SPWCAD technique method can be applied to different modulation indices.
The range of Mi and the number of conducting angles are listed in Table 4. Also, the values of
conducting angles for the proposed SPWCAD technique using various modulation indices are listed
in Table 5 for the DCLCHB inverter.
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Table 4. Number of conducting angles and steps in output waveform SPWCAD technique for
various Mi.
Range of Mi Number of Conducting Angles Number of Steps in Output Waveform
0 < Mi < 0.33 1 3
0.33 ≤ Mi < 0.66 2 5
0.66 ≤ Mi < 1 3 7
Table 5. Conducting angles of SPWCAD technique for various Mi.
Conducting Angles (Degrees)
Modulation Indices (Mi)
0.3 0.6 0.8
α1 27.17 12.7 9.439
α2 – 41.65 29.59
α3 – – 55.88
5.4. THD Calculation of the Seven-Level Stepped Output Phase Voltage using CAD Techniques
The general THD expression for a periodic output phase voltage for a proposed DCLCHB inverter
can be expressed as,
THD =
√(
Vrms
V1
)2
− 1 (34)
where V1 is the RMS (root mean square) value of the fundamental component and Vrms is the RMS
value of the output phase voltage. For the proposed seven-level RV MLI, Vrms and V1 can be obtained
by using Equations (35) and (36).
Vrms = Vdc
√[
2
π
.
(
(α2 − α1) + 4 (α3 − α2) + 9 (α3 − α2)
)]
(35)
V1 =
4Vdc
π
√
2
[(Cos α1 + Cos α2 + Cos α3)] (36)
The output phase voltage THD expression for the proposed seven-level DCLCHB inverter can be
obtained by substituting Equations (35) and (36) into Equation (34) and is given by:
V1 =
4Vdc
π
√
2
[(Cos α1 + Cos α2 + Cos α3)] (37)
Theoretical values of the output phase voltage THD for the seven-level DCLCHB inverter using
EPCAD and the proposed SPWCAD techniques with the corresponding main conducting angles are
given in Table 6.
Table 6. Conducting angles, theoretical output phase voltage THD, and Vrms values for a seven-level
DCLCHB inverter (m = 7).
CAD Technique
Conducting Angles (in Degrees)
% THD (Theoretical) Vrms (V)
α1 α2 α3
EPCAD 25.71 51.43 77.14 31.05 165.8
SPWCAD 9.43 29.59 55.88 11.95 219.1
6. Simulation and Experimental Validation of the Proposed TLBDCLCHB Inverter System
The simulation of the proposed single-phase seven-level TLBDCLCHB inverter system is analyzed
using MATLAB Simulink and validated experimentally through FPGA-based pulse generation.
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6.1. TLBC Simulation Results in Open-Loop Mode
The simulation of the TLBC is carried out and analyzed in open-loop mode by considering the DC
input voltage Vdc of 50 V, which should be boosted to a total DC-link voltage of 250 V, 300 V, and 375 V
for the duty cycles of 0.4, 0.5, and 0.6, respectively, and the voltage across each of the capacitors at the
output should be boosted to 83.33 V, 100 V, and 125 V for the duty cycles of 0.4, 0.5, and 0.6, respectively,
as shown in Figures 11–13.
 
Figure 11. Output of TLBC in open-loop for D = 0.4.
 
Figure 12. Output of TLBC in open-loop for D = 0.5.
Figure 13. Output of TLBC in open-loop for D = 0.6.
From Figures 11–13, it is observed that the total DC-link output voltage for the duty cycles of
0.4, 0.5, and 0.6 has been boosted to 242.6, 291.4 V, and 361.4 V as opposed to 250 V, 300 V, and 375 V,
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respectively, due to the voltage drop across the switch and diodes. Similarly, the voltage drops
across each of the capacitors are boosted to 82.17 V, 98.5 V, and 121.8 V as opposed to 83.33 V, 100 V,
and 125 V. Also, it is noticed that the ripple in the total DC-link output voltage and voltage across each
capacitor are increased by increasing the duty cycle from 0.4 to 0.6 to achieve the maximum DC-link
output voltage with minimum ripple. Further, the open-loop mode of TLBC is extended to operate in
closed-loop mode to maintain the required amount of DC-link output voltage by compensating the
voltage drop across the switch and diodes, and, also, to reduce the ripple.
6.2. TLBC Simulation Results in Closed-Loop Mode
The proposed TLBC is implemented in closed-loop to maintain the constant output voltage using
the voltage control loop. Here, the output of TLBC is measured and fed to an integral controller by
comparing with the required reference output voltage to vary the duty cycle. Figure 14 shows the
total DC-link output voltage and the voltage across each capacitor of the TLBC in closed-loop mode
for D = 0.5. The corresponding change in duty cycle due to the reference output voltage is shown in
Figure 15.
 
Figure 14. Output of TLBC in closed-loop for D = 0.5.
 
Figure 15. Change in duty cycle of TLBC in closed-loop.
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From the Figures 14 and 15, it is observed that the total DC-link output voltage and the voltage
across each capacitor of the TLBC is boosted to 300 V and 100 V, respectively, as per the reference
output voltage by changing the duty cycle using an integral controller.
6.3. TLBDCLCHB Inverter Output using CAD Techniques
Simulation results of TLBC-fed DCLCHB inverter to generate a seven-level stepped output
waveform using EPCAD and SPWCAD techniques and its THD analysis are shown in Figures 16–21
for D = 0.5.
Figure 16. Inverter output across LGU using the EPCAD technique.
Figure 17. TLBDCLCHB inverter output using EPCAD technique.
Figure 18. THD analysis of TLBDCLCHB inverter output using EPCAD technique.
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Figure 19. Inverter output across LGU using the SPWCAD technique.
Figure 20. TLBDCLCHB inverter output using the SPWCAD technique.
Figure 21. THD analysis of the TLBDCLCHB inverter output using the SWPCAD technique.
6.3.1. Using the EPCAD Technique
Figure 16 shows the output voltage across the LGU in the DCLCHB inverter. Referring to
Figure 16, the LGU generates a unipolar stepped waveform, and it can be converted to a bipolar
stepped wave using PSGU. Figures 17 and 18 show the seven-level stepped output phase voltage
and its THD analysis of the TLBDCLCHB inverter using the EPCAD technique for the duty cycle of
0.5. It is observed that the magnitude of the fundamental output phase voltage and its RMS value is
229.9 V and 162.5 V, respectively. Also, the THD of the proposed TLBDCLCHB inverter output using
the EPCAD technique is 30.08%.
388
Electronics 2018, 7, 282
6.3.2. Using the SPWCAD Technique
The unipolar output phase voltage across the LGU in the DCLCHB inverter using the SPWCAD
technique is shown in Figure 19. Figures 20 and 21 show the seven-level stepped output phase voltage
and its THD analysis of the TLBDCLCHB inverter using the SPWCAD technique for the duty cycle of
0.5 with Mi = 0.8. It is observed that the magnitude of the fundamental output phase voltage and its
RMS value is 307.9 V and 217.7 V, respectively. Also, the THD of the proposed TLBDCLCHB inverter
output using the SPWCAD technique is 12.04%.
6.4. Experimental Validation of the TLBDCLCHB Inverter System Using an FPGA-Based Pulse Generation
The model of the proposed TLBDCLCHB inverter system-fed R-load is implemented employing
Xilinx Spartan FPGA-based pulse generation [19,20] to validate the Simulink results. The block
diagram, Xilinx Spartan6 development board, and the prototype model of the TLBDCLCHB inverter
system using an FPGA is shown in Figures 22–24, respectively. It consists of TLBC, the DCLCHB
inverter, a personal computer (PC), an FPGA controller, R-load, buffer circuit, optocoupler, and driver
circuit. The output of TLBC-fed DCLCHB inverter using an FPGA controller is shown in Figure 25.
Figure 22. Block diagram of the TLBDCLCHB hardware implementation.
 
Figure 23. Hardware implementation of the TLBDCLCHB inverter system with an FPGA controller.
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Figure 24. Xilinx Spartan6 development board.
Figure 25. Seven-level stepped output voltage of TLBC-fed DCLCHB inverter system.
Referring to Figure 26, the TLBC output voltage across each capacitor and the total DC-link
voltage are shown in Channel 1 (CH1) and Channel (CH2), respectively, for D = 0.5. It is observed that
CH1 and CH2 voltages are boosted to 100 V and 300 V, respectively.
Figure 26. Voltage across the capacitor CH1 and total DC-link voltage of TLBC CH2 for D = 0.5.
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Figures 27 and 28 show the generation of the pulse for the LGU switches (S1 to S6) in the
DCLCHB inverter to generate the stepped output waveform using EPCAD and SPWCAD techniques,
respectively, for the modulation index of 0.8. Figure 29 shows the generation of the pulse for the PSGU
switches (P1 to P4) in the DCLCHB inverter to generate the positive and negative levels using an
H-bridge inverter.
Figure 27. Generation of pulses for the LGU switches (S1 to S6) in the DCLCHB inverter using the
EPCAD technique through Xilinx ISE.
 
Figure 28. Generation of pulses for the LGU switches (S1 to S6) in the DCLCHB inverter using the
SPWCAD technique through Xilinx ISE.
 
Figure 29. Generation of pulses for the PSGU switches (P1 to P4) in the DCLCHB inverter using a pulse
generator through Xilinx ISE.
Figures 30 and 31 represent the TLBDCLCHB inverter system experimental output phase voltage
and its harmonic spectrum using the EPCAD technique for the generation of a seven-level stepped
output voltage. Referring to Figures 30 and 31, it is observed that the RMS value of the output phase
voltage is 161.7 V and its THD is 31.5%.
Figures 32 and 33 represent the TLBDCLCHB inverter system experimental output phase voltage
and its harmonic spectrum using the SPWCAD technique for the generation of a seven-level stepped
output voltage. Referring to Figures 32 and 33, it is observed that the RMS value of the output phase
voltage is 216 V and its THD is 11.5%.
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Figure 30. TLBDCLCHB inverter output using the EPCAD technique.
Figure 31. THD analysis of the TLBDCLCHB inverter output using the EPCAD technique.
 
Figure 32. TLBDCLCHB inverter output using the SPWCAD technique.
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Figure 33. THD analysis of the TLBDCLCHB inverter output using the SPWCAD technique.
6.5. TLBDCLCHB Inverter System Analysis and Comparison Using CAD Techniques
In this study, theoretical and simulation results of the proposed TLBDCLCHB inverter
system for the generation of a seven-level stepped output phase voltage using the EPCAD and
SPWCAD techniques have been validated experimentally through an FPGA-based pulse generation.
Tables 7 and 8 analyze the output phase voltage (Vrms) and THD of the TLBDCLCHB inverter system
for different duty cycles, i.e., D = 0.4, 0.5, and 0.6. The THD of the prototype model for the proposed
CAD techniques are conceded using a Fluke 435 power quality analyzer, and the results are presented
in Figures 16–29 for the EPCAD and SPWCAD techniques.
Table 7. Simulation comparison of (Vrms) and % THD.
Duty Cycle (D)
EPCAD Technique SPWCAD Technique
Vrms (V) THD (%) Vrms (V) THD (%)
0.4 135.7 29.71 185.5 12.02
0.5 162.5 30.08 217.7 12.04
0.6 203.6 29.90 272 12.07
Table 8. Experimental comparison of (Vrms) and %THD.
Duty Cycle (D)
EPCAD Technique SPWCAD Technique
Vrms (V) THD (%) Vrms (V) THD (%)
0.4 134.6 31.8 184.7 11.8
0.5 161.7 31.5 216 11.5
0.6 202.1 31.5 270.9 11.7
Referring to Tables 6–8, it is inferred that the most extreme output phase voltage and lower THD
are accomplished by utilizing the SPWCAD technique rather than the EPCAD technique. From the
simulation, it is obtained that Vrms and %THD content in the EPCAD technique are 161.7 V and 31%
for D = 0.5. Whereas, in the case of the proposed SPWCAD technique, Vrms is 216 V and %THD is
only 11.5% for D = 0.5 by considering Mi = 0.8. From the experimental results, it is observed that the
Vrms and %THD content in the EPCAD technique are 161.7 V and 31% for D = 0.5. For the proposed
SPWCAD technique, Vrms is 216 V and %THD is only 11.5% for D = 0.5 by considering Mi = 0.8.
Therefore, theoretical values Vrms and %THD shown in Table 6 are validated with the simulation and
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experimental results with a tolerable error of ±2%. From the analysis, it is noticed that the magnitude
of Vrms varies with respect to the duty cycle, but there is only a slight deviation in THD from 0.4 to 0.6.
7. Conclusions
In this paper, a TLBC-fed DCLCHB inverter system has been suggested to generate a seven-level
stepped output phase voltage using a single DC source for better performance, efficiency, and reduced
cost and size of the inverter. It also presented two control techniques for the DCLCHB inverter based
on conducting angle determination, namely, EPCAD and SPWCAD techniques. Here, the SPWCAD
technique gives the most extreme output phase voltage and lower THD compared to the EPCAD
technique but the SPWCAD technique involves several trigonometric functions. However, same
trigonometric functions are repeated; therefore, it is easy to acquire the conducting angles once the
equations are derived based on the volt-second balance. In addition, TLBC has been suggested to
achieve auto voltage balance and high voltage gain. Therefore, upon considering all the advantages,
the proposed TLBDCLCHB inverter system is a good alternative for PV applications compared to the
conventional boost-based MLI systems.
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The following abbreviations are used in this manuscript:
CAD conducting angle determination
DCLCHB DC-link cascade H-bridge
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LGU level generation unit
THD total harmonic distortion
TLBC three-level boost converter
TLBDCLCHB three-level boost DC-link cascade H-bridge
MLI multilevel inverter
PSGU phase sequence generation unit
PWM pulse width modulation
PV photovoltaic
SPWCAD step pulse wave CAD
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Abstract: Design methodology and implementation of an all SiC power semiconductor-based,
grid-connected multi-string photovoltaic (PV) supply with an isolated high frequency (HF) link
maximum power point tracker (MPPT) have been described. This system configuration makes
possible the use of a simple and reliable two-level voltage source inverter (VSI) topology for grid
connection, owing to the galvanic isolation provided by the HF transformer. This topology provides
a viable alternative to the commonly used non-isolated PV supplies equipped with Si-based boost
MPPT converters cascaded with relatively more complex inverter topologies, at competitive efficiency
figures and a higher power density. A 20 kHz, 25 kVA prototype system was designed based on the
dynamic model of the multi-string PV panels obtained from field tests. Design parameters such as
input DC link capacitance, switching frequencies of MPPT converter and voltage source inverter,
size and performance of HF transformer with nanocrystalline core, DC link voltage, and LCL filter
of the VSI were optimized in view of the site dependent parameters such as the variation ranges of
solar insolation, module surface temperature, and grid voltage. A modified synchronous reference
frame control was implemented in the VSI by applying the grid voltage feedforward to the reference
voltages in abc axes directly, so that zero-sequence components of grid voltages are taken into
account in the case of an unbalanced grid. The system was implemented and the proposed design
methodology verified satisfactorily in the field on a roof-mounted 23.7 kW multi-string PV system.
Keywords: dynamic PV model; grid-connected VSI; HF-link MPPT converter; nanocrystalline core;
SiC PV Supply
1. Introduction
Various grid-connected photovoltaic system concepts and topologies have been summarized
previously [1–4]: (i) micro inverters [5,6]; (ii) residential systems supplied from a PV string [7,8];
(iii) commercial/residential systems supplied from multiple PV strings having their own maximum
power point tracking (MPPT) converters and a central inverter [9,10]; and (iv) commercial/utility-scale
PV plants supplied from a common DC link with a central inverter [11]. The central inverter in [11]
performs direct conversion of PV power to AC from multiple PV strings. MPPT and reliable and
efficient conversion of PV power to AC at grid frequency are the major design issues for two stage
grid-connected PV systems [12]. In the PV systems performing direct conversion of PV power to
AC, the voltage of the common DC link is varied by the central inverter against the changes in solar
insolation and panel temperature [13]. An MPPT algorithm integrated into a two-layer controller is
recommended in [14] for direct conversion of PV power through a three-phase grid-connected VSI.
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A neural network based MPPT algorithm is proposed in [15] to improve the dynamic performance
of DC capacitor voltage at the input of VSI and to maintain faster tracking response against sudden
changes in solar irradiance. Grid-connected PV supplies can be classified into two groups: (i) those
having transformerless inverter topologies [16]; and (ii) those having magnetic transformers usually
on the grid side [17]. Transformerless PV supplies require more complex and expensive inverter
topologies as compared to PV supplies having transformers for galvanic isolation to prevent the flow
of common-mode currents [18–22].
In the vast majority of commercially available PV supplies, new generation hybrid IGBTs are
currently employed to synthesize grid frequency voltages and/or currents. In the next generation
PV inverters, simpler circuit designs such as two-level instead of multi-level inverters are expected
to be used for fewer components and hence higher reliability [23]. Wide bandgap (WBG) devices
such as SiC power MOSFETs will be employed for higher switching frequency to reduce the size
of passive components, heatsinks and hence the volume of the PV supply, as foreseen in [23].
WBG semiconductors show superior material properties, enabling potential power device operation at
higher temperatures, voltages, and switching speeds than current Si technology [24].
In recent years, performances of all SiC PV supplies consisting of DC/DC converters and
three-phase grid-connected inverters are assessed, as reported in [25–27]. These use either three-level
T-type inverter topology [26] or cascaded multi-level inverter topology [27]. All SiC inverters such as
single-phase H-bridge converter [28], neutral point clamped (NPC) T-type three-phase inverter [29],
and three-phase five-level T-type inverter [30] are used to perform direct conversion of PV power to the
grid. Design and performances of some non-application-specific two-level three-phase SiC inverters
are presented in [31–34].
Since the power converters in PV supplies are presently switched at relatively higher frequencies,
ranging from a few kHz to a few tens of kHz, sizing and design of these converters require the dynamic
model of the PV cells, modules or arrays instead of the well-known static model. Some attempts have
been made to obtain dynamic model parameters of various types of PV cells or modules by theoretical
calculations and/or measurements [35–40]. The use of internal solar cell diffusion capacitance to
replace the input capacitor in boost derived DC-DC converters has been proposed in [41] for energy
harvesting applications. In almost all of the two-stage PV supplies, boost type DC-DC converters have
been used for MPPT. Recently, in this area, small size SiC MOSFET [42–45] and SiC JFET based [46]
MPPT converters are reported in the literature. A 1-MW solar power inverter with boost converter
using all SiC power modules has been presented in [47]. A 3.5 kW, 100 kHz all SiC buck/boost
interleaved MPPT converter is proposed in [48] for higher conversion efficiency. Design, construction,
and testing of a general purpose 750-V, 100-kW, 20-kHz bidirectional dual active bridge DC–DC
converter using all SiC dual modules with HF transformer is described in [49] to provide maximum
conversion efficiency from the DC-input to the DC-output terminals.
Design of the AC filter on the grid side of a VSI is a compromise between performance and
size. A step-by-step design procedure of an LCL filter for a grid-connected three-phase PWM voltage
source converter is proposed in [50]. A new design method is recommended in [51] for LCL and LLCL
filters with passive damping to be used in single-phase grid-connected VSIs. Peña-Alzola et al. [52]
examined passive damping losses in LCL filters. Design methodology, analysis and performance of
LCL filters for three-phase grid-connected inverters are also described in [53,54]. Stability regions of
active damping control for LCL filters are discussed in [55]. A generalized LCL filter design algorithm
for grid-connected VSIs is presented in [56].
The common control methods for three-phase grid-connected inverters are: (i) synchronous
reference frame control (in dq-axes) [57–59]; (ii) stationary reference frame control (in αβ-axes) [60];
and (iii) natural reference frame control (in abc-axes) [61]. The main drawback of the synchronous
reference frame control is the poor compensation capability of the low-order harmonics in the case of
PI based controllers [60]. To cope with this drawback, the control system can be equipped with
proportional resonant harmonic compensators, one pair for each prominent low order sidekick
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harmonics produced by the system itself [62]. In stationary reference frame control method,
two proportional resonant controllers can be used in αβ-axes for the fundamental component to
eliminate possible steady-state error which may arise in PI control. However, the number of PR
controllers for low-order harmonic compensation are doubled. In abc control strategy, an individual
controller is required for each line current on the grid side. In this control method, all types of
controllers such as PI controller, PR controller, hysteresis controller, dead-beat controller and repetitive
controller can be adopted [61].
This paper recommends a grid-connected, all SiC Power MOSFET based multi-string PV supply
with a HF link MPPT converter in each string and a two-level central inverter. The design methodology
described in the paper utilizes a custom dynamic model of the roof-mounted multi-string PV
system, and site dependent parameters. These parameters are variation ranges of solar insolation,
module surface temperature, and grid voltage. In the design procedure the following are optimized:
(i) input DC link capacitance; (ii) switching frequencies of MPPT converter and VSI; (iii) the size
and performance of HF transformer with nanocrystalline core; (iv) the DC link voltage; and (v) the
LCL filter of VSI. Corresponding field test results of the implemented 20 kHz, 25 kVA prototype are
presented. It has been shown that the HF link converter in cascade with a two-level VSI provides a
viable alternative to multi-string PV supplies with a competitive efficiency, lower harmonic distortion
and a much higher power density. This PV supply topology with a HF link MPPT converter makes
possible the use of a simple and reliable, two-level, voltage source PV inverter for grid connection.
In the case of PV supplies with non-isolated MPPT converters or those performing direct conversion
of PV power to the grid, either complex inverter topologies or bulky grid-side common-mode filters or
coupling transformers would be required to minimize the flow of undesirable common-mode currents.
2. System Description
2.1. General
Block diagram representation of all SiC grid-connected PV supply with HF link is as shown in
Figure 1a. With the advents in SiC power MOSFETs, the kVA rating of three-phase, two-level voltage
source all SiC central inverter can reach 175–400 kVA, by employing commercially available three
half-bridge all SiC modules in Table 1 (by February 2018) for direct connection to 400 V l-to-l, 50 Hz
utility grid. Each MPPT converter with DC/AC/DC link can be designed to process 15–25 kW PV
power by employing SiC half-bridge modules, TO-package SiC Schottky diodes, and a nanocrystalline
transformer core. The MPPT converter rating in the application described in this paper is limited to
25 kW by considering the partial shading risk of multi-string PV panels. In the experimental system,
five mono-crystalline PV strings of 23.7 kW peak under standard test conditions, with adjustable tilt
angles occupy nearly 375 m2 in the roof area as shown in Figure 2. In this study, the experimental work
was carried out on the prototype system given in Figure 1b.
Table 1. Commercially available all SiC power MOSFET half-bridge modules that can be employed in
central inverter in Figure 1a/by February 2018.
Manufacturer Half-Bridge Module VDS, V ID, A
ROHM [63] BSM300D12P2E001 1200 300
CREE [64] CAS325M12HM2 1200 325
SEMIKRON [65] SKM500MB120SC 1200 541
Mitsubishi [66] FMF800DX-24A 1200 800
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(a) 
 
(b) 
Figure 1. All SiC three-phase grid-connected PV supply with high-frequency link: (a) Multi-string PV
inverter system; and (b) Experimental set-up.
 
Figure 2. Roof-mounted 23.7 kW at 1000 W/m2 and 25 ◦C multi-string PV system containing
95 CSUN250-72M modules (five parallel connected strings of 19 series modules; with adjustable
tilt angles of 15◦, 30◦, 45◦ and 60◦); coordinates 39.890917, 32.782278; five modules in the photograph
are idle; terminal box of the system inside the laboratory is shown at the right bottom corner of
photograph while the pyranometer is at left bottom corner.
Advantages and disadvantages of the multi-string PV supply system in Figure 1a can be
summarized as follows:
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(i) In medium power applications, as a wide bandgap device, SiC power MOSFETs can be switched
at higher frequencies (a few tens of kHz) in comparison with Si IGBTs. This ability brings us the
following benefits:
• Higher efficiency at the same switching frequency;
• Much smaller HF transformer in DC/AC/DC link of the MPPT converter;
• Much smaller electrolytic or metal film DC link capacitor at the output of the MPPT converter;
• Much smaller distributed metal film DC link capacitor bank in the laminated bus/PCB of
the inverter circuit;
• Smaller LCL filter bank at the output of the PV inverter;
• Silent operation;
• Permits the use of two-level three-phase bridge inverter topology to conform with the power
quality regulations on the grid side; and
• Extends the range of high order current harmonics that can be eliminated.
(ii) They eliminate the need for a bulky, grid-side PV transformer to provide electrical isolation.
(iii) Separation of installed PV panels into multiple strings having MPPT converters minimizes the
undesirable effects of partial shading.
(iv) The central inverter has higher efficiency and lower cost in comparison with the usage of several
smaller scale inverters.
(v) In most countries, the PV system in Figure 1a can be directly connected to the low-voltage
(LV) side of distribution transformers without the permission of distribution system operators.
Although standard power ratings for distribution transformers are 100, 250, 400, and 630 kVA [67],
higher ratings up to 2 MVA are also in service.
(vi) Since the HF link MPPT converter is cascaded with the grid-connected PV inverter, overall
efficiency is 1–2% lower than that of PV converters performing direct conversion of PV power to
the grid. However, the PV systems having non-isolated MPPT converters or performing direct
conversion of PV power to the grid should have more complex converter topologies to minimize
common-mode currents.
2.2. MPPT Converter with HF Link
A prototype of the MPPT converter with HF link shown in Figure 1b is designed and implemented.
MPPT converter is composed of a SiC Power MOSFET based single-phase H-bridge converter, a HF
transformer, and a SiC Schottky diode rectifier. The circuit diagram of the power stage, the control
circuitry, and top and side views of the implemented MPPT converter prototype are as shown in
Figure 3.
2.3. Three-Phase Two-Level Voltage Source Inverter
A prototype of the three-phase two-level voltage source inverter shown in Figure 1b was designed
and implemented. This converter topology was chosen for the following reasons:
• The ability of SiC power MOSFETs at high switching frequencies for lower harmonic
current content;
• Minimum power semiconductor count gives higher reliability in comparison with
multi-level converters;
• Common-mode current is not a design concern because of the HF transformer in the MPPT
converter; and
• PV inverter delivers power to one of the most common low voltage utility grid.
The circuit diagram of the power stage and its control circuitry, and top and side views of the
implemented inverter prototype are shown in Figure 4.
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(a) (c) 
Figure 3. All SiC MPPT converter with high-frequency link: (a) power stage and its control circuitry;
(b) yop view of the developed hardware; and (c) side view. (1) Metal Film 30//30 μF Input
Capacitor Bank (EPCOS B32778G0306K); (2) All-SiC Half Bridge Module (CREE CAS120M12BM2);
(3) Nanocrystalline Core (SU-102b) Based HF Transformer; (4) SiC Schottky Diode (CREE C4D40120D);
(5) Dual Channel SiC MOSFET Driver (CREE CGD15HB62P); (6) Fully-Differential Isolation
Amplifier (TI AMC-1100); (7) Hall-Effect Current Transducer (LEM HASS 50-S); (8) Microcontroller
(TI TMS320F28069); (9) Electrolytic 3400 μF Output Capacitors (EPCOS B43456-A9688-M).
 
 
(b) 
 
(a) (c) 
Figure 4. All SiC three-phase grid-connected two-level inverter: (a) power stage and its control
circuitry; (b) top view of the developed hardware; and (c) side view. (1) Metal Film 12 × 40 μF
Input Capacitor Bank (VISHAY MKP1848640094Y); (2) All-SiC Six-Pack Three-Phase Module (CREE
CCS050M12CM2); (3,4) X-Flux Lc = 250 μH and Lg = 50 μH Filter Inductor (Magnetics 0078337A7);
(5) Metal Film 15 μF Filter Capacitor (VISHAY MKP1848S61510JY5F); (6) Hall-Effect Current Transducer
(LEM HAIS 50-P); (7) Voltage Transducer (LEM LV25-P); (8) Single Channel SiC MOSFET Driver (CREE
CRD-001); (9) Experimenter Kit (TI TMDSDOCK28335).
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3. Modeling and System Design
The recommended modeling and system design methodology is described in this section for the
existing multi-string PV system shown in Figure 2. For another multi-string PV system configuration,
the same design principles can be applied.
3.1. Dynamic Model of Multi-String PV System
Even in the steady-state operation of PV supplies, their power converters such as the MPPT
converter and the inverter operate in the periodic transient state, instead of pure DC operation.
Therefore, in the analysis and design of such systems, a proper dynamic model of the multi-string
PV system is to be used. Several attempts have been made to obtain dynamic models of a PV
module [35–41]. However, in this research work, the dynamic model parameters of the roof-mounted
multi-string PV system shown in Figure 2 were obtained from a set of experimental data. It includes also
all cabling and wirings up to the input terminals of the MPPT converter. These parameters were then
combined with the static model of the CSUN250-72M modules available in MATLAB/Simscape/Power
Systems R2016b for use in the design work.
Equivalent circuits of the multi-string PV system in Figure 2 consisting of 95 pieces
of CSUN250-72M modules (5 × 19 modules) are as shown in Figure 5. Static model in
Figure 5a is determined for the PV array in Figure 2 by using the PV array block developed
by the National Renewable Energy Laboratory (NREL) System Advisor Model and available in
MATLAB/Simscape/Power Systems R2016b. However, the design of the PV supply presented in this
paper is based on the dynamic model of the PV system shown in Figure 5b.
  
(a) (b) 
Figure 5. Equivalent circuit of the multi-string PV system in Figure 2 consisting of 95 pieces of
CSUN250-72M modules (5 × 19 modules). (a) Static model: Rsh = 490 Ω and Rs = 1.33 Ω are,
respectively, the equivalent shunt and series resistances calculated by MATLAB/Simscape/Power
Systems; and Rcab =10 mΩ and Lcab = 45 μH are the equivalent parameters of all cabling and wiring and
estimated from experimental results given in Figure 6. (b) Dynamic model: Cd = 4 μF is the equivalent
diffusion capacitance and Rd = 3 Ω is its series resistance, and Cdep = 600 nF is the equivalent depletion
layer capacitance, which were estimated from experimental results given in Figure 6.
The topology of this dynamic model is nearly the same as the one given in [41]. The dynamic
model parameters are estimated from the results of two tests conducted on the multi-string PV system.
In the first test, multi-string PV system is solidly short-circuited at the terminal box and the short-circuit
current is recorded as shown in Figure 6a. In the second test, a slightly inductive resistive bank is
suddenly connected to the open-circuited multi-string PV system terminals and the terminal voltage
and the current are recorded as shown in Figure 6b. Parameters of the multi-string PV system estimated
from the current and voltage records shown in Figure 6 are as given in the caption of Figure 5.
These experimental records are compared with the simulation results obtained by
MATLAB/Simscape/Power Systems, for the static and dynamic models separately under the same
test conditions, as given in Figure 6. It is clear from this figure that the dynamic model gives much
better results than those of the static model, and it can therefore be satisfactorily used in the design of
HF link MPPT converter.
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(a) (b) 
Figure 6. Transient response of the multi-string PV system at the input of the MPPT converter
(Experimental: Tektronix MSO3034 oscilloscope, Tektronix TCPA300 current probe amplifier, Tektronix
TCP404XL current probe; static model as given in Figure 5a; dynamic model as given in Figure 5b;
Pyranometer EKO MS-410; Fluke Ti29 infrared camera): (a) from open-circuit to short-circuit;
and (b) from open-circuit to partial resistive load (RL = 42.5 Ω, LL = 278 μH measured by GW INSTEK
LCR-817 LCR meter at the resistor temperature of 72 ◦C).
3.2. Three-Phase Two-Level VSI
In this subsection, optimum DC link voltage and switching frequency are determined and the
design of the inverter circuit, its control circuitry and LCL filter are described. The design of the HF
link converter is directly affected by the optimum DC link voltage determined in this subsection.
3.2.1. Optimum DC Link Voltage
DC link voltage, Vdc, is kept constant by the inverter against the variations in PV power over
the entire operating range of the PV supply. At the optimum value of Vdc, modulation index, M in
Equation (1) of the inverter circuitry should vary in a range as close as possible to unity in order to
minimize harmonic distortion of the output line currents.
M = (2
√
2/
√
3)(V/Vdc) (1)
where V is the l-to-l value of either grid voltage, Vs or consumers load voltage, Vt. Furthermore,
in calculating the variation range of M, permissible changes in 400 V l-to-l, 50 Hz grid voltage are as
specified in IEC 60038 2002-07 Standard Voltages [68]. This standard specifies the maximum changes
in grid voltage, Vs as +6% to −0% while a further ±4% at the consumers load voltage, Vt. In view of
these considerations, the variation ranges of M are calculated and plotted (Figure 7).
  
(a) (b) 
Figure 7. The variation range of modulation index, M as a function of chosen DC link voltage, Vdc
and operating voltage (acceptable low voltage variation ranges for 230/400 V, 50 Hz systems are as
specified in IEC 60038 2002-07 Standard Voltages): (a) for the supply side voltage range of Vs = 400 V
+6% to −10%; and (b) for the utilization voltage range of Vt = 400 V +10% to −14%.
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As can be understood from the results in Figure 7, the optimum value of Vdc is around 700 V.
This choice may result in operation slightly in over-modulation region as given in Figure 7b. Since
inverter rating is 25 kVA/22.3 kW for the available multi-string PV system, the inverter can deliver
nearly 11 kVAr inductive or more to bring Vt back to Vs = 400 V + 6%. Application of third harmonic
injection method [69,70] might be an alternative design approach in which the optimum value of Vdc is
to be nearly 600 V for Vs = 400 V + 6%.
3.2.2. Optimum Switching Frequency
Higher switching frequencies for the two-level three-phase inverter with different modulation
techniques such as SPWM, SVPWM, etc., excluding SHEM, result in low harmonic distortion for
the line currents injected into the grid [71]. In this research work, sinusoidal PWM is chosen as the
modulation technique because of its simplicity, and its ability to illustrate basic design guidelines.
Since SiC Power MOSFETs can be switched at higher frequencies in comparison with Si IGBTs for the
same power dissipation and solar inverter rating, power loss components of solar inverter with SPWM
modulation are calculated for a reasonable operating frequency range, e.g., at fsw = 10, 20, and 30 kHz,
by using the expressions and manufacturers’ design tools given in [72].
The associated pie-charts are shown in Figure 8. All wiring and cabling losses between discrete
components, inverter, LCL filter, and grid are ignored in the preparation of Figure 8. In addition,
extra power losses due to the switching ripple current through the power MOSFETs are not considered
by the power loss calculation tools mentioned above in the calculation of conduction and switching
losses. In summary, slightly higher loss content and a lower efficiency are expected for the solar
inverter in the field tests.
Figure 8. Power loss components of solar inverter for different switching frequencies at Po = 22.3 kW.
Numerical values are rounded.
In the design of LCL filter at different switching frequencies, only the converter side inductance,
Lc, is optimized to keep its peak-to-peak current ripple constant at 25%. Power loss components in
the associated LCL filters are then used in the preparation of pie charts in Figure 8. Although 10 kHz
switching frequency reduces the power dissipation marginally in comparison with that of the 20 kHz,
a considerably larger LCL filter size is to be used. Therefore, in the design and implementation of the
solar inverter, fsw = 20 kHz is chosen, which is a compromise between losses and LCL filter size.
3.2.3. LCL Filter Design
An LCL filter consisting of inverter side inductors Lc, shunt capacitors Cf, passive damping
resistors Rd, and grid side inductors Lg are considered in design, as shown in Figure 4a. The LCL
filter should be designed to have not more than 10 A peak-to-peak ripple superimposed on 36 A rms
fundamental current in Lc at 25 kVA, and 400 V l-to-l. Peak-to-peak ripple remains nearly constant
over the entire operating range of the all SiC three-phase grid-connected two-level inverter and is
25% at 25 kVA, 400 V l-to-l. The corner frequency of the LCL filter is chosen around 1/3rd of the
20 kHz switching frequency. These choices are consistent with the recommendations given in various
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papers [50–56]. The transfer function Bode plots of undamped LCL filter for three different Lc, Cf,
and Lg parameter sets are given in Figure 9a. All of them provide nearly 100 dB attenuation at
switching frequency. Among these, Lc = 250 μH, Cf =15 μF, and Lg = 50 μH parameter set is chosen
for the implementation. Red colored parameter set (Lc =350 μH, Cf =20 μF, Lg = 50 μH) is not chosen
because its Lc is nearly 40% greater than that of the optimum design and provides unnecessarily high
attenuation. Although the green colored parameter set (Lc = 150 μH, Cf = 10 μF, and Lg = 50 μH) gives
minimum LCL size, it is also not chosen in the implementation because it makes narrower the control
range of the phase shift angle, and hence may cause undesirable oscillations in the output power and
possible instability. On the other hand, field experience has shown that larger LCL filter size reduces
harmonic content of the line currents and maintains stability of the inverter.
 
(a) (b) 
Figure 9. Transfer characteristics of various LCL filters shown in: (a) undamped filters, Rd = 0;
and (b) effects of Rd on the transfer characteristic on the chosen LCL filter (Lc = 250 μH, Cf = 15 μF,
and Lg = 50 μH).
Very high amplification of the current component at resonance frequency can be entirely
eliminated by either passive or active damping technique. In this research work, passive damping is
preferred and the damping resistance Rd is connected in series with Cf. In choosing the optimum value
of Rd, a compromise is needed between copper losses and damping effect.
The effects of various damping resistors on the current transfer function bode plots of the chosen
parameter set are as given in Figure 9b. Although lower Rd values are less dissipative, their damping
effect is inadequate. On the other hand, higher Rd values provide strong damping at resonance
frequency at the expense of higher losses and reduced attenuation at high frequencies. Rd = 0.22 Ω is
therefore chosen for the implementation.
3.2.4. Controller Design
In this paper, active power delivered to the grid is controlled by using the rotating reference frame
synchronized with the grid frequency by implementing a modified version of the control technique
presented in [50]. The block diagram of the designed and implemented DSP (TMS320F28335) based
controller is shown in Figure 4a. Line to neutral voltages va,b,c and line currents ia,b,c on the grid side,
and DC link voltage Vdc are the inputs to the controller. These quantities are sampled at 10 kHz/channel.
Set values of the DC link voltage, Vdc(set) and Iq(set) are adjusted, respectively, to 700 V and 0 A in the
control software. PWM signals applied to the driver circuits are the outputs of the control system.
Control actions are achieved firstly in rotating DQ reference frame which is synchronized with the
grid frequency by the PLL circuit, and then in ABC reference frame.
To be able to lock to the grid, reference value of Vq should be 0. PI controller in the PLL circuit
calculates synchronous speed, ω which is equal to angular frequency of the grid voltage. ω is then
integrated to give space angle θ, where θ defines relative position of synchronously rotating reference
frame with respect to the stationary ABC reference frame, i.e., relative position of rotating d-axis with
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respect to stationary a-axis. Iq is compared with Iq(set) = 0 for zero reactive power and then processed in
the PI controller to generate reference signal Vq*. Cross-coupling term ΔVq* is then superimposed on
Vq* to compensate for potential drop on the total filter inductance and also for better transient response
in the feed-forward form of cross-coupling terms. Actual value of DC link voltage Vdc is compared
with its set value Vdc(set) and resulting error signal is then processed in a PI controller to generate
reference signal Id*. Id* is then compared with actual current Id and processed in a PI controller to
generate reference value, Vd*. Cross-coupling term ΔVd* is superimposed on Vd* to compensate for
potential drop on the total filter inductance and also for better transient response.
The above operations yield main control signals δVd and δVq in synchronously rotating reference
frame. Instead of superimposing δVd and δVq on d- and q-axis components, Vd and Vq of the grid
voltages, δVd and δVq are transformed back to abc-axes, resulting in δva, δvb, and δvc, and these control
signals are then superimposed on the actual grid voltage waveforms va, vb, and vc. This modification
results in lower harmonic distortion in the line current waveforms because when the actual grid
voltages are transformed to dq reference frame (instead of dq0) and then used in the control together
with δVd and δVq, odd multiples of third harmonic (zero sequence component) would not be taken
into account.
3.3. MPPT Converter with HF Link
In this subsection, switching frequency of the H-bridge converter and the transformer turns-ratio
are optimized in view of the following design constraints:
(i) Multi-string PV system and its dynamic model should be known. For this purpose, the system
in Figure 2 and its dynamic model in Figure 5b are prespecified for the experimental set-up in
Figure 1b.
(ii) The variation range of global solar insolation, G, should be known for the geographical location
at which the PV system is going to be installed, i.e., G ≤ 1000 W/m2 for the experimental set-up.
(iii) The variation range of module surface temperature, Tm, should be estimated, i.e., 10 ≤ Tm ≤ 70 ◦C
for the experimental set-up.
(iv) DC link voltage, Vdc, is kept constant at 700 V by the solar inverter in the experimental set-up.
(v) DC link capacitance, Co in Figure 3a is taken to be 3400 μF.
All calculations are carried out on MATLAB/Simscape/Power Systems by using the equivalent
circuit in Figure 3a in which leakage inductances of the HF transformer are assumed to be Lp = 3.2 μH
and Ls = 7.4 μH, respectively, on the primary and secondary sides, and switching losses of all SiC
power MOSFETs and Schottky diodes are neglected.
3.3.1. Optimum Transformer Turns-Ratio, n
The lowest and the highest maximum power point voltages for the multi-string PV system in
Figure 2 are, respectively, Vmpp(min) = 434 V at G = 50 W/m2, Tm = 70 ◦C, and Vmpp(max) = 600 V at
G = 1000 W/m2, Tm = 10 ◦C. Transformer turns-ratio is defined as n = Ns/Np, where Ns and Np are the
number of series turns of the secondary and primary windings, respectively. The duty cycle, D, of the
phase-shifted H-bridge converter is as defined in Equation (2).
D = ton/(ton + toff) (2)
where ton is the power transfer period of phase-shifted H-bridge, and toff is the sum of freewheeling
and no-conduction periods. It is desirable to maintain the operation of H-bridge converter at relatively
high D values over the entire operating range to keep corresponding peak values of SiC power
semiconductor and transformer currents relatively low. The variation ranges of D for two different n
values and extreme operating conditions are shown in Figure 10.
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On the other hand, for an ideal MPPT converter, the lowest MPPT voltage, Vmpp(min), over the
entire operating range can be related to the chosen DC link voltage, Vdc = 700 V in terms of n and D as
given in Equation (3). As an example, for D = 1.0 and Vmpp(min) = 434 V at G = 50 W/m2 and Tm = 70 ◦C,
n is found to be 1.61 from Equation (3). However, an n value lower than 1.61 can be chosen, since the
total leakage inductance of the transformer provides boosting action in a practical MPPT converter.
Figure 10. Variation range of duty cycle, D, for the practical MPPT converter as a function of n in
between extreme operating conditions.
In the implemented MPPT converter, n = 1.52 is chosen for which D = 0.94 and Vmpp(min) = 434 V
at G = 50 W/m2 and Tm = 70 ◦C. This choice ensures power transfer even at the minimum G and
maximum Tm conditions and provides a margin for better transient response.
Vdc = 700 ≤ Vmpp(min) n D (3)
3.3.2. Choice of DC Link Capacitor of H-Bridge Converter
Operation modes of the MPPT converter in Figure 3 are as defined in Figure 11. The controllable
section of the MPPT converter is the phase-shifted H-bridge converter. The stray inductance of the
implemented DC-bus on PCB is estimated as Lstray = 15.2 nH. Two discrete metallized film capacitors
are connected across the DC link, one for each leg of the H-bridge converter. Total DC link capacitance
is denoted by Ci in Figures 3 and 11. Suppose now that initially S1 and S3 are conducting in power
transfer mode in the positive half-cycle as shown in Figure 11a.
(a) (b)
(c) (d)  
Figure 11. Operation modes of the MPPT converter for one complete cycle: (a) Mode 1: Power transfer
in positive half-cycle; (b) Mode 2: Freewheeling in positive half-cycle; (c) Mode 3: Power transfer in
negative half-cycle; and (d) Mode 4: Freewheeling in negative half-cycle.
When S1 is turned off, current is commutated to D2 which starts the freewheeling mode through
S3 and D2 as shown in Figure 10b. The freewheeling mode is then followed by the OFF mode after the
current decays to zero. For the negative half cycle, other diagonal switches S2 and S4 are turned on for
power transfer mode which is followed by freewheeling mode through S4 and D1, respectively, shown
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in Figure 11c,d. Note that the converter is operated in the discontinuous conduction mode, owing to
the absence of a lossy and bulky output filter inductor in the design.
Fall time of the SiC power MOSFET used in this research work is nearly 50 ns with increased gate
resistance, Rg. During the commutation period, current closes its path mainly through Ci. The potential
drop on Lstray is therefore Vstray = Lstray. (ΔI/Δt) = 51 V for maximum possible device current of
ID = 200 A at fsw = 20 kHz when G = 1000 W/m2, Tm = 10 ◦C on the predefined geographical site.
Vstray will then be superimposed on drain-to-source voltage, vDS, of outgoing SiC power MOSFET.
Since open-circuit voltage of the multi-string PV system is 800 V, peak value of vDS never exceeds
850 V in the worst case which is safely below the vDS rating of the chosen SiC power MOSFETs.
A high Ci value is always desirable for better system performance at the expense of higher
size and hence cost. Simulation studies have shown that a Ci value in the range from 20//20 μF to
40//40 μF can be chosen in the implemented H-bridge converter. Effects of Ci on peak-to-peak ripple
content of ipv and vpv, ici(rms), and form factor of icin are shown in Figure 12 for standard test conditions
(G = 1000 W/m2, Tm = 25 ◦C) and fsw = 20 kHz. These curves show that:
• ici(rms) and form factor of icin are not affected by Ci; and
• Peak-to-peak ripple content of ipv and vpv reduces as Ci is increased. Lower peak-to-peak content
on the PV side is always desirable, not only for potential drop on all series inductances but also
for MPPT efficiency.
In view of these characteristics, Ci greater than or equal to 30//30 μF seems to be suitable for the
implemented H-bridge converter, provided that the commercially available metallized film capacitors
can carry this rms current. In the implemented system Ci = 30//30 μF is chosen which is bigger than
the DC link capacitor recommended by the SiC power MOSFET manufacturer [73]. To justify that
30//30 μF meets the entire operating range of the MPPT converter for the predefined geographical
location and their commercial availability, characteristics in Figure 13 and manufacturer’s data in
Table 2 are given.
Table 2. Technical characteristics of some metallized film capacitors (1100 V DC at 70 ◦C) [74].
Capacity, μF Code I, A rms ESR, mΩ
20 B32778T0206 13 11.9
30 B32778G0306 17.5 8.2
40 B32778G0406 21.5 6.2
 
Figure 12. The variations in peak-to-peak ripple contents of ipv and vpv, ici(rms), and form factor of icin
against DC link capacitance of H-bridge converter for standard test conditions (these theoretical results
were obtained using the dynamic model in Figure 5b; fsw = 20 kHz assumed).
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Figure 13. Effects of PV module surface temperature and global solar irradiation on ici(rms) for 20 kHz
switching frequency (these theoretical results were obtained from the dynamic model in Figure 5b; ici is
defined in Figure 3a; Ci = 30//30 μF is assumed; variations in power delivered by the multi-string PV
system in Figure 2 against PV module surface temperature are also given on this figure).
3.3.3. Optimum Switching Frequency of H-bridge Converter
Variations in ripple contents of vpv, ipv, iCi, and icin against switching frequency, fsw, obtained by
simulation studies at standard test conditions for the chosen Ci = 30//30 μF are as given in Figure 14.
(d)(c)
(a) (b)
 
(e)  
Figure 14. Variations in ripple content for different switching frequencies, fsw: (a) PV panel voltage, vpv;
(b) PV panel current, ipv; (c) input capacitor current, iCi; (d) total current transferred to MPPT converter;
icin, and (e) effects of fsw on maximum power point of multi-string PV system in steady-state.
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As can be understood from these waveforms, operation at higher switching frequency reduces
ripple contents and hence rms values of all currents. Lower rms values for icin and iCi are better in
the selection not only of SiC power MOSFET but also of DC link capacitor, Ci. These variations are
quantified and presented in graphical form as a function of fsw in Figure 15. It can be concluded from
these characteristics that the phase-shifted MPPT converter should be switched at a frequency greater
than or equal to 15 kHz. Figure 14e justifies this statement. Dynamic variations in MPPs arising from
ripple content of ipv are marked on ipv/vpv characteristic given in Figure 14e. Calculated mean MPPs
are also marked on the same figure. The ideal case is pure DC operation. As fsw is increased dynamic
MPP curve converges to that of pure DC operation, e.g., MPP power for fsw = 20 kHz is nearly the
same with that of pure DC operation.
 
Figure 15. The variations in peak-to-peak ripple contents of ipv and vpv, iCi(rms), and form factor of
icin as a function of switching frequency (ipv, vpv, iCi, and icin are as defined in Figure 3a; these results
were obtained by using the dynamic model in Figure 5b for the standard test conditions marked on
the figure; DC link capacitance of the H-bridge converter in the MPPT converter is assumed to be
Ci = 30//30 μF).
Thus far, in this subsection, only the factors for standard test conditions affecting the selection
of fsw have been considered. However, the entire operating range of the MPPT converter installed at
the predefined geographical site gives more valuable information about the selection of fsw. For this
purpose, the variation range of duty ratio, D, for the H-bridge converter is calculated for different
switching frequencies, and given in Figure 16. D should vary in a narrow range and at relatively high
values to keep rms value of the semiconductor current, and hence its form factor at relatively low
values. In view of these discussions, fsw of the H-bridge converter should be at least 20 kHz.
In the selection of fsw, the size of the HF transformer and the switching and conduction losses
of H-bridge converter and conduction losses of Schottky diode rectifier should also be considered.
Total semiconductor losses in the MPPT converter as a function of fsw are given in Table 3. These losses
exclude all wiring and cabling losses. It is seen in Table 3 that total power semiconductor losses in
MPPT converter becomes minimum at fsw = 20 kHz.
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Table 3. Power semiconductor losses in MPPT converter against switching frequency (Operating
Conditions: Ppv = 25.1 kW, G = 1000 W/m2, Tm = 10 ◦C, Tj = 80 ◦C, Rg = 10 Ω).
H-Bridge Converter
Diode Bridge
Rectifier
Total SiC MOSFET and SiC
Diode Losses
fsw
(kHz)
Ipeak
(A)
Irms
(A)
Pcond
(W)
Psw
(W)
Iave
(A)
Pcond
(W)
Ptotal
(W)
5 380 84 452 82 17.3 111 645
10 280 72 332 140 17.3 111 583
20 200 60 230 232 17.3 111 573
30 160 54 187 313 17.3 111 611
40 140 50 160 388 17.4 111 659
Figure 16. The variations in duty ratio, D of the H-bridge circuit in MPPT converter over the entire
operating range for fsw = 5, 10, 20, and 30 kHz, Vdc = 700 V, and n = Ns/Np = 1.52.
3.3.4. HF Transformer Design
In this application, advanced types of ferrite, amorphous metal cobalt-base, amorphous metal
iron-base, and nanocrystalline core materials can be used. Their recommended peak flux densities for
operating frequency around 20 kHz are 0.3, 0.5, 1.3, and 1.0 T, respectively. The nanocrystalline core
material has lower core loss than ferrite and much lower core loss than high flux density, amorphous
metal iron-base material operating at the same peak flux density and frequency. On the other hand,
although core loss density of the amorphous metal cobalt-base material is comparable to that of
nanocrystalline material, it requires higher core volume resulting in higher total core loss and higher
cost because of lower operating flux density. Nanocrystalline core material is therefore chosen in the
design of the HF transformer with natural air cooling.
Rated values of the target transformer are specified as 23 kW, 20 kHz rated frequency, 700 V
peak secondary voltage, and n = Ns/Np = 1.52. SU102b nanocrystalline core is then used in the
implementation of the HF transformer. Core loss, AC copper loss and total power loss of HF
transformer against peak flux density are as given in Figure 17. Total power loss variation curve
in Figure 17 shows that optimum design point can be chosen in between 0.25 T and 0.35 T. Design of
the HF transformer is completed by choosing peak flux density as 0.3 T for minimum power dissipation
at 20 kHz.
To test whether the design of MPPT converter is optimum, all power loss components excluding
wiring and cabling losses are calculated and given in Figure 18 for three different operating frequencies
and maximum PV power in the entire operating range of the MPPT converter installed at the predefined
geographical site. Since fsw = 20 kHz causes minimum power loss in the MPPT converter, the optimum
design principles given in this subsection are justified.
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Figure 17. HF transformer power loss against peak flux density (23 kW, 700 V peak secondary voltage,
fsw = 20 kHz and n = 1.52 for SU102b nanocrystalline core).
Figure 18. Power loss components of MPPT converter for different switching frequencies when
Ppv = 25.1 kW. Numerical values are rounded.
3.3.5. Controller Design
The block diagram of the implemented DSP (TMS 320F28069) based controller is shown in
Figure 3a. The controller is designed to fulfill the following tasks: (i) precharging the DC link
capacitors, Co, of the HF link MPPT converter; (ii) MPPT operation; and (iii) overvoltage protection and
drain-to-source voltage monitoring for shoot-through protection. For this purpose, DC link voltage,
Vdc, and PV panel voltage and current, Vpv and Ipv, are input to the controller, at a sampling rate of
40 kHz/channel. Voltage transducers used are of Fully-Differential Isolation Amplifier (TI AMC-1100)
type for noise immunity, and the current transducer is Hall-Effect type (LEM HASS 50-S).
When the sun rises, the PI controller in Figure 3a starts to operate by applying narrow pulses to
limit the charging current of Co to a safe value. Precharging period is less than 30 s, during which D
does not exceed 0.15. Set value of the DC link voltage, Vdc(set), is specified to be 700 V in the control
software. Whenever Vdc reaches 700 V, the inverter control system is activated to start the transfer
of power to the grid. Just after the inverter operation, the controller enables MPPT algorithm based
on an adaptive version of Perturb and Observe method [75], which runs only once every 300 ms,
and stops whenever the error in active power between any two consecutive iterations is less than 0.1%.
The algorithm then starts afresh after 1 s. In each iteration, the magnitude of duty ratio perturbation,
Δd, is only ±0.25% of the previous duty ratio, D. Sampled Ipv and Vpv data are averaged over a period
of 25 ms (256 samples), not only to filter out the measurement noise but also for the use in overvoltage
protection software. The inverter tends to keep Vdc constant, and overvoltage protection facility in the
controller of MPPT converter does not allow a rise in Vdc more than 10% in the case of loss of control.
Furthermore, vDS monitoring is carried out by an analog chip within the SiC driver [76].
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4. Field Test Results
4.1. HF Link MPPT Converter
Variations in ac components of vpv and ipv while the MPPT converter is supplied from the
multi-string PV system in Figure 2 are given in Figure 19, for operation at two different switching
frequencies. The following observations can be made about these waveforms:
(i) Since the experimental results are the same with the theoretical ones based on the dynamic model
of the PV array, the mathematical model and system design methodology can be successfully
used in the design of the SiC power MOSFET-based HF link MPPT converter.
(ii) vpv and ipv are nearly pure DC at fsw = 20 kHz, i.e., only 6 V p-p ripple is superimposed on
Vpv(av) = 533 V and 0.3 A p-p ripple is superimposed on Ipv(av) = 15.9 A. This justifies the optimum
switching frequency of around 20 kHz, for the SiC HF link converter.
  
(a) (b) 
Figure 19. Variations in ac components of vpv and ipv while the MPPT converter supplied from
multi-string PV system in Figure 2 is operating at two different switching frequencies in the steady-state:
(a) fsw = 10 kHz; and (b) fsw = 20 kHz. (vpv and ipv are as defined in Figure 3a. Theoretical results
have been obtained for the dynamic model in Figure 5b; vpv and ipv are recorded by using Tektronix
MSO3034 oscilloscope, Tektronix P5205A high voltage differential probe, Tektronix TCP404XL current
probe and Tektronix TCPA300 current probe amplifier.)
Drain-to-source voltage, vDS, of SiC power MOSFET S3 and the line current i1 waveform of the
H-bridge in Figure 3 are also recorded as shown in Figure 20. Positive half cycles of i1 correspond
to the drain current id waveform of S3. Note that all SiC power MOSFETs turn-on at zero-current
owing to the ramp current waveform of the discontinuous conduction mode. At the turn-off, however,
only S3 and S4 are switched at zero current at the end of the OFF period as illustrated in Figure 11b,d,
due to the phase shifted operation. S1 and S2, however, are switched off at the peak of the transformer
primary current, i1. The glitches superimposed on vDS waveform of S3 in Figure 20 are attributed to the
noise coupled to the oscilloscope voltage probe during switching-off of the other SiC power MOSFETs.
HF transformer voltage and current waveforms on both the primary and the secondary sides are
as shown in Figure 21, at nearly full-load. Operation modes of the HF link converter, as defined in
Figure 11 are marked on various segments of the recorded voltage and current waveforms in Figure 21.
The voltage spikes at the turn-off of S1 and S2 (just at the beginning of freewheeling modes of S3-D2 and
S4-D1) in Figure 21a are caused by the ringing between switches’ output capacitances (Coss = 880 pF)
and the primary stray inductance of the current path between Ci and S1 or S2 (calculated from layout
as Lstray1 ≈ 27 nH). The corresponding oscillation frequency is measured as 33 MHz, as expected.
This effect is more pronounced at the secondary side waveforms in Figure 21b, owing to the resonance
between the two outgoing Schottky diode output capacitances (Cj ≈ 1000 pF each) and the secondary
leakage inductance (Ls = 7.4 μH), in series with the stray inductances (Lstray2 ≈ 2.4 μH) between Co
and the outgoing diodes, resulting in an oscillation frequency of 2.3 MHz. The slight voltage drops
during freewheeling modes in Figure 21b are caused by Lstray2.
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Figure 20. Drain-to-source voltage, vDS, of SiC power MOSFET (S3) and line current, i1, waveforms
in the H-bridge circuit recorded by Tektronix MSO3034 oscilloscope, Tektronix P5205A high voltage
differential probe and Rogowski CWTUM/3/B current probe (fsw = 20 kHz).
  
(a) (b) 
Figure 21. HF transformer voltage and current waveforms recorded by Tektronix MSO3034
oscilloscope, Tektronix P5205A high voltage differential probe and Rogowski CWTUM/3/B current
probe (fsw = 20 kHz, Test conditions are marked on the figure): (a) primary side; and (b) secondary side.
AC components of rectifier output current, iro, and the converter output current waveform, idc,
in Figure 22 are recorded by a Rogowski current probe. Note that 72 A p-p rectifier output current
ripple at full-load is filtered down to 12 A p-p by the low ESR DC link capacitor Co.
Figure 22. AC components of rectifier output current, iro, and the converter output current waveform,
idc, recorded by Rogowski CWTUM/3/B current probe (average values of iro and idc and test conditions
are marked on the figure; fsw = 20 kHz).
4.2. Voltage Source Inverter
Since the three-phase two-level VSI is built by using a full SiC six-pack module, only the
drain-to-source voltages vDS and unfiltered line currents ia, ib, and ic can be recorded. Figure 23
shows the circuit diagram of first leg of the inverter and the associated unfiltered line current, ia.
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To investigate effects of dead band on the turn-off performance of SiC power MOSFETs, vDS4 and ia
are recorded around the zero-crossing point of the unfiltered line-a current waveform for various dead
times, as shown in Figure 24. These waveforms are as shown in Figure 24a when dead band is adjusted
to 400 ns. Since current is very low, Coss4 and Coss1 are, respectively, charging and discharging slowly.
When M1 is turned on at the end of the dead band period, Coss4 is not charged yet to Vdc = 700 V and
the Coss1 is not discharged entirely. The residual voltage on Coss1 will then be superimposed on DC
link voltage which appears across the drain-source terminals of S4 (vDS4). A shorter dead band causes
a larger overshoot on vDS4 waveform. This phenomenon does not occur around the peak value of
unfiltered line-a current. This is because Coss4 and Coss1, respectively, charges and discharges more
rapidly since the current is high.
Figure 23. First leg of PV inverter and supply line-a (S:SiC power MOSFET, M:MOSFET part, Coss:
output capacitance, DB: body diode, and ia: unfiltered line-a current).
  
(a) (b) 
 
(c) 
Figure 24. Effects of dead band on turn-off behavior of S4 around zero crossing of the unfiltered
line current (symbols are as defined in Figure 22 and vDS and ia are recorded by Tektronix MSO3034
oscilloscope, Tektronix P5205A high voltage differential probe, Tektronix TCP404XL current probe,
Tektronix TCPA300 current probe amplifier): (a) 400 ns dead band; (b) 700 ns dead band; and (c) 700 ns
dead band with ZVS turn-on of M1.
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On the other hand, ringing phenomenon is observed on vDS4 when S1 is turned on due to the
damped high frequency oscillation between the stray inductance of DC bus and Coss1. In general,
shorter dead time reduces low order harmonic distortion in line current waveforms at the expense
of higher switching loss at turn-on and high frequency harmonic component. As can be seen in
Figure 24b, a longer dead time (700 ns) reduces peak value of vDS4 and alleviates ringing phenomenon.
At a current level slightly higher than that of Figure 24a,b, 700 ns dead time eliminates entirely ringing
phenomenon and leads to ZVS turn-on of M1 as shown in Figure 24c at the expense of higher low order
harmonic distortion. In view of these considerations, 400 ns dead time is used in the implementation.
To investigate the transient performance of the VSI control system, multi-string PV system is
suddenly disconnected from the input of the MPPT converter while the PV supply is delivering nearly
11 kW to the grid. The recorded filtered line current and the DC link voltage waveforms are as shown
in Figure 25. Just after disconnection Vdc makes nearly 20% undershoot and then settles down to 98%
of its rated value in nearly 480 ms. It is worth noting that, after reaching minimum Vdc, the voltage
source converter starts to operate in rectification mode to allow power transfer from the grid to the
DC link, thus maintaining Vdc at 700 V. Transient response is affected primarily by the size of the DC
link capacitor and secondarily the LCL filter. Vdc in Figure 25 would decay more rapidly in the case
of a smaller Co, thus increasing undershoot in Vdc. To compensate for this phenomenon a larger size
LCL filter could be used. A larger LCL filter would allow to increase the control range and hence the
voltage source converter could settle down to the new operation state much more rapidly.
Figure 25. vdc(t) and ia(t) waveforms recorded by Tektronix MSO3034 oscilloscope, Tektronix P5205A
high voltage differential probe Tektronix TCP404XL current probe and Tektronix TCPA300 current
probe amplifier when the multi-string PV array is suddenly disconnected from MPPT converter.
4.3. Harmonic Distortion
Snapshots of the grid-side electrical quantities are given in Figure 26 for operation at full-load
(Figure 26, left) and half-load (Figure 26, side). Figure 26a gives the three-phase voltages and
line current waveforms, and Figure 26b the associated harmonic current contents according
IEC61000-4-7:2002 harmonic measurement method [77], including both the line harmonics and
the interharmonics. The rms quantities and output powers are recorded as shown in Figure 26c.
The following observations can be made about these waveforms:
• The inverter operates connected to the 50-Hz AC grid with a total harmonic distortion, THDv
≈ 1.4% for the line-to-line voltages, and dominant 5th and 7th harmonics. The current THDi is
recorded to be 3.8% at full-load, and 4.3% at half-load, with dominant 5th and 7th harmonics as in
the AC grid. These current THD values correspond to current TDD values, respectively, of 3.4%
and 1.9% by taking 25 kVA as the apparent power rating of the VSI.
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• The resulting individual line current harmonics obtained experimentally are found to be within
the recommended limits by the IEEE Std.-519-2014 [78] for all supply conditions, as can be seen
from Figures 26b and 27 for a harmonic spectrum up to the 50th.
• The inverter operates successfully at unity pf, (pf ≈ 0.999 recorded), under both the full-load and
the half-load conditions, according to the preset value, Iq(set) = 0.
  
(a) 
  
(b) 
  
(c) 
Figure 26. Snapshots of grid-side electrical quantities captured from the experimental set-up
in Figure 1b by Hioki Power Analyzer PW3198 at Po = 22 kW (left) and Po = 11 kW (right):
(a) line-to-line voltage and line current waveforms; (b) harmonic content of line current waveforms;
and (c) output powers.
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Figure 27. Sample harmonic spectra for the line current waveform injected by the inverter to the utility
grid (deduced from the records of Hioki Power Analyzer PW3198 in Figure 26b).
In this research work, the LCL filter is optimized to yield minimum filter size and hence cost.
To illustrate the effects of LCL filter size on the harmonic distortion of line current waveforms, Lg is
increased from 50 μH to 1.5 mH, as preferred by several researchers in their implementations, and then
the harmonic distortion record is repeated at 10 kVA. These records are given in Figure 28. THD and
TDD values of the line current waveforms are 2.26% and 0.9%, respectively. It is seen that a larger
size and hence more dissipative and costly LCL filter yields much lower harmonic distortion in line
current waveforms.
  
(a) (b) 
Figure 28. Snapshots of grid-side electrical quantities captured from the experimental set-up in
Figure 1b by Hioki Power Analyzer PW3198 at Po = 10 kW for Lg = 1.5 mH: (a) line-to-line voltage and
line current waveforms; and (b) harmonic content of line current waveforms.
4.4. Efficiency
Efficiencies of HF link MPPT converter, VSI, and the overall grid-connected PV supply are
obtained separately by field measurements for different operating conditions. Experimental results
are given in comparison with theoretical values. For efficiency calculations, power components Pi,
Po(MPPT), and Po are as defined in Figure 29. For different operating conditions, Pi = vpv(av).ipv(av) and
Po(MPPT) = vdc(av).idc(av) are calculated from measured vpv(av), ipv(av), vdc(av), and idc(av) data as described
in the caption of Figure 29. A sample set of vpv(av), ipv(av), vdc(av), and idc(av) waveforms is given in
Figure 30. Experimental efficiency values for the MPPT converter calculated from field data for
different operating conditions are given in Table 4. For the corresponding insolation levels and module
temperatures, the theoretical efficiency values are also calculated by using the MPPT converter model
including the dynamic model of the multi-string PV system and running it on MATLAB Simulink at
fsw = 20 kHz. These theoretical values are also marked in Table 4. The following conclusions can be
drawn from these results:
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(i) Maximum efficiency occurs at nearly half-load.
(ii) Full-load efficiency (97.3%) is only 0.5% lower than the maximum efficiency (97.7%).
(iii) Experimental values are slightly lower than corresponding theoretical values (discrepancies,
δη ≤ 4% at low power levels and δη < 1% at high powers).
Figure 29. Definition of power components for efficiency calculations. Pi is calculated from the
measured vpv(av) and ipv(av) data. Po(MPPT) is calculated from the measured vdc(av) and idc(av) data.
Measuring instruments are Tektronix MSO3034 oscilloscope together with its moving average filters,
Tektronix P5205A high voltage differential probe, Tektronix TCP404XL current probe, Tektronix
TCPA300 current probe amplifier, and Fluke 80i-110s current probe for idc. Po is measured by Hioki
Power Analyzer PW3198. Instantaneous values vpv, ipv, vdc and idc are as defined in Figure 3 before
averaging for steady-state operation.
 
Figure 30. A sample set of vpv(av), ipv(av), vdc(av) and idc(av) waveforms recorded at G = 436 W/m2,
and Tm = 47 ◦C.
Experimental efficiency values for the SiC VSI calculated from field data for different Po(MPPT)
values are given in Table 5. Theoretical values of Po are calculated by subtracting all inverter losses
from experimental values of Po(MPPT). For the SiC VSI, computer simulations are carried out using the
Wolfspeed SpeedFit design simulation software [72] to calculate SiC MOSFET losses, and Magnetics
Inductor Design Tool [79] to determine the LCL filter losses. The following conclusions can be drawn
from the results in Table 5:
(i) Maximum efficiency (98.6%) occurs nearly at 40% of full 22.3 kW-load.
(ii) Efficiency is 98.1% at 88% of full kW-load.
(iii) Experimental values are slightly lower than corresponding theoretical values (discrepancies,
δη ≤ 2% at low power levels and δη < 1% at high powers).
The variations in efficiency of the all-SiC PV supply are calculated from field data and given
in Figure 31 as a function of Po. Maximum efficiency is observed to be 97%. Full-load efficiency is
estimated to be slightly higher than 96%. At very low power levels such as 10% of the full-load,
the overall efficiency is around 92%. These efficiency values are comparable with those of new
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generation PV supplies containing boost type MPPT converters and hybrid IGBT based inverters of
the same power ratings and supplied from the existing multi-string PV system in Figure 2.
Figure 31. Efficiency of all SiC grid-connected PV supply against output power, η = [Po/Pi] × 100
(experimental values of Po and Pi are obtained as described in the caption of Figure 29).
In the case where the multi-string PV system is initially not available and the types of the
modules are not prespecified, the optimum multi-string PV system configuration and its technical
characteristics will be a design issue for the overall grid-connected PV supply. The structure and
technical characteristics of the multi-string PV system mainly affect the efficiency of the MPPT converter
and hence efficiency of the overall system. To illustrate this fact, simulation studies for two different
cases which employ 100 CSUN250-72M modules were carried out. In Case 1, 100 modules are
connected to give 4 × 25 multi-string PV system to illustrate the effects of high operating voltage
and low current on the efficiency of MPPT converter. In Case 2, the same modules are connected to
give 5 × 20 multi-string PV system with lower operating voltage and higher current. The simulation
results are as given in Figure 32. As can be understood from Figure 32, under standard test conditions,
Case 1 gives 99% converter efficiency at nearly half-load and, when it is combined with inverter
efficiency, the maximum efficiency of the overall system may reach 98.1%. This is because the operation
of the MPPT converter with HF link in Figure 3 at a lower PV current, ipv, reduces conduction loss
components remarkably, thus improving the converter efficiency.
Table 4. Comparison of experimental and theoretical efficiency values of MPPT converter.
Test Condition * Pi, kW Po(MPPT), kW Efficiency, η = [Po(MPPT)/Pi] 100, %
G and Tm Experimental * Theoretical † Experimental * Theoretical ◦ Experimental Theoretical
G = 70 W/m2
Tm = 32 ◦C
1.66 1.60 1.49 1.55 89.76 93.47
G = 150 W/m2
Tm = 35 ◦C
3.28 3.14 3.08 3.13 93.90 95.55
G = 250 W/m2
Tm = 38 ◦C
4.51 5.19 4.32 5.01 95.78 96.69
G = 370 W/m2
Tm = 40 ◦C
8.91 8.23 8.70 8.04 97.64 97.69
G = 490 W/m2
Tm = 49 ◦C
10.61 10.21 10.37 10.02 97.73 98.20
G = 730 W/m2
Tm = 57 ◦C
15.52 15.42 15.14 15.04 97.55 97.56
G = 980 W/m2
Tm = 60 ◦C
20.14 20.61 19.59 20.05 97.26 97.28
* Experimental values of Pi and Po(MPPT) are determined as defined in Figure 29 for different test conditions.
† Theoretical values of Pi are calculated for the same test conditions by using the dynamic model in Figure 5b.◦ Theoretical values of Po(MPPT) are calculated by adding all MPPT converter losses to theoretical values of Pi.
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Table 5. Comparison of experimental and theoretical efficiency values of SiC inverter.
Po(MPPT), kW Po, kW Efficiency, η = [Po/Po(MPPT)] 100, %
Experimental * Experimental * Theoretical † Experimental Theoretical
3.08 2.99 3.05 97.05 99.00
4.31 4.21 4.27 97.54 99.05
8.69 8.57 8.61 98.55 99.10
10.37 10.21 10.27 98.46 99.10
15.13 14.88 14.98 98.32 99.05
19.58 19.21 19.38 98.09 99.00
* Experimental values of Po(MPPT) and Po are obtained as defined in Figure 29 for different operating conditions.
† Theoretical values of Po are calculated by subtracting all inverter losses from experimental values of Po(MPPT).
Figure 32. Effects of the configuration of multi-string PV system on the efficiency of MPPT converter
with HF link in Figure 3 (Simulation results).
5. Conclusions
A system design methodology for an all SiC grid-connected PV supply with HF link MPPT
converter has been proposed and a prototype of 25 kVA converter operating at 20 kHz has been
implemented for verification. Owing to the very high dv/dt (>10 kV/μs) ratings of SiC power
semiconductors, common-mode EMI is more pronounced in SiC based non-isolated converters.
In this work, galvanic isolation of the proposed MPPT converter overcomes the common-mode EMI
problem, thus enabling the grid connection using a simple and reliable three-phase, two-level inverter.
In the design of the HF link MPPT converter operating at 20 kHz, a dynamic model of the multi-string
PV system, parameters of which are obtained from the field test results, is used. More realistic MPPT
converter parameters are shown to be obtained in the paper by using the dynamic PV model in the
design procedure in comparison with the well-known static PV models.
The optimum switching frequency of the 25 kVA three-phase two-level inverter is determined as
20 kHz in the design procedure in view of inverter losses. The resulting 25 kVA, 20 kHz SiC VSI has
98.5% maximum efficiency which is slightly higher than or comparable with those of new-generation
IGBT (Si IGBT + antiparallel SiC Schottky Diode) based counterparts for the existing multi-string PV
system in Figure 2. This relatively high switching frequency not only reduces the size of the passive
components, such as the LCL filter and the HF transformer but also the size of the cooling aggregates.
LCL filter of the VSI, which is optimized by considering stability concerns of the controller in the
design, provides nearly 100 dB attenuation at 20 kHz and its size is at least ten times smaller than
those of LCL filter designs reported in the literature, even for lower size converters. TDD of the
grid-connected VSI is measured to be 3.9% at nearly full-load and its individual current harmonics up
to 50th conform with IEC Std. 61000-4-7:2002 even for the weakest grid. A higher grid-side inductance
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(Lg = 1.5 mH) of the LCL filter lowers the current THDs considerably, which is measured to be 2.3% at
nearly half-load.
The resulting SiC MPPT converter operating at 20 kHz and supplied from the existing
5 × 19 multi-string PV system in Figure 2 has 98% measured maximum efficiency, which is comparable
with IGBT based and lower than SiC based boost type MPPT converters. Power densities are calculated
as nearly 1.8 kW/lt and 1.6 kW/lt for forced air-cooled SiC MPPT converter and SiC grid-connected
VSI, respectively. These figures are higher than those of forced air-cooled new-generation IGBT based
converters and much higher than those of natural air-cooled new-generation IGBT based converters.
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Abstract: In this paper, two different converter topologies for a basic new switched capacitor diode
converter with a reduced number of power electronics components, suitable for grid connected
photovoltaic applications were proposed. The two different structures of switched diode multilevel
converter proposed were: (i) cascaded switched diode and (ii) cascaded switched diode with
doubling circuit. The switched-diode multilevel converter was compared with other recent converters.
In addition, a new dc offset nearest level modulation technique was proposed. This proposed dc
offset technique offers low voltage total harmonic distortion (THD) and high RMS output voltage.
The proposed modulation technique was compared with conventional nearest level modulation
(NLM) and modified NLM control techniques. The performance of the proposed dc offset modulation
technique was implemented using a FPGA Spartan 3E controller and tested with a novel switched
capacitor-diode multilevel converter. However, to prove the authenticity of the switched-diode
multilevel converter and modulation technique, a laboratory-based prototype model for 7-level and
13-level converters was developed.
Keywords: multilevel inverter; cascaded topology; voltage doubling; switched capacitor; nearest
level modulation (NLM); total harmonic distortion (THD)
1. Introduction
The multilevel converter is a promising power electronic converter for DC–AC high-power
applications because it offers low electromagnetic interference (EMI), low dv/dt stress, and high
efficiency. The conventional multilevel converters are (i) the neutral point clamped diode, (ii) flying
capacitor, and (iii) cascaded H-bridge. The conventional multilevel converters have their own
merits and demerits which are listed in References [1,2]. However, these conventional multilevel
converters require a large number of power switches (IGBTs) for a higher number of levels, which
is a major drawback. Many researchers are working towards the design of a novel multilevel
converter with reduced power switches [3]. Several multilevel converters were recently proposed
for are reduced number of dc sources and switches [4–8]. Another switched diode topology is
presented in Reference [4], which requires single DC source and series connected DC-link capacitors
to generate the maximum number of output voltage levels. These topologies have high blocking
voltage stresses across the full bridge converter switches. To double the output voltage, a series of
connected half-bridge circuits are presented in References [5,6]. These topologies produce a higher
number of voltage levels with a greater number of switches and DC sources. The switched diode
multilevel inverters for symmetric and asymmetric topologies with reduced DC sources and switches
are presented in References [7,8]. Another recent topology is proposed with a lesser number of DC
sources in Reference [9]. This topology generates a 11-level output. In order to increase the output
Electronics 2019, 8, 161; doi:10.3390/electronics8020161 www.mdpi.com/journal/electronics426
Electronics 2019, 8, 161
voltage level, the cascaded connection is recommended. This topology produces a higher number of
voltage levels with reduced switches, but it requires more isolated DC sources. The combined T-type
and cross-connected topologies presented in Reference [10] with a self-capacitor voltage balancing.
The proposed topology uses unidirectional switches and bidirectional switches without an anti-parallel
diode. The presented topology requires a single DC source and multiple capacitors, therefore the
switching complexity will increase as thenumber of levels increases. However, these topologies suffer
from a greater number of power components like IGBTs, diodes, DC-link capacitors and complex pulse
generation circuits. The full bridge inverter unit is used to change the polarity of the output voltage
and current. As the number of levels increases, the voltage stress across the full bridge inverter with
packed H-bridge inverter will also increase. This leads to many practical issues and hence increases
the cost of the inverter [11].
The reduction of output voltage harmonics is still a challenge in power electronics DC/AC
converters. In order to minimize the harmonics, different modulation techniques are developed by the
researchers. The modulation techniques are classified into two categories: (i) low switching frequency
and (ii) high switching frequency. The conventional modulation techniques are: multicarrier-based
pulse width modulation (PD, POD, and APOD), hybrid modulation and hysteresis modulation.
The multicarrier modulation technique will produce low THD by increasing the switching frequency,
but it leads to high switching losses and a need for a complex cooling system which in turn degrades
the reliability of the power switches. These modulation techniques are more suitable for medium power
applications. For high power applications, low switching frequency modulation schemes are preferred.
The low switching frequency modulation techniques are Nearest Space Vector Modulation (NSVM),
Nearest Level Modulation (NLM) and space vector PWM (SVPWM) [12–19]. These modulation
techniques produce low THD compared to conventional low switching frequency schemes, but the
generation of gating pulses is more complicated as the number of level increases, except in the NLM
technique. In addition, different offline PWM control strategies are employed for low switching
frequency, which is used to find the optimum angles to minimize the harmonics in the output
voltage [20,21]. However, these types of modulation techniques are used in open loop applications like
uninterrupted power supplies (UPS), whereas it is not suitable for closed loop real-time applications
like PV systems, since it takes more computational time.
The nearest level modulation technique [22] is another fundamental frequency method, which is
operated at 50 Hz, but it is suitable for higher number of voltage levels. For a lower number of voltage
levels, it produces high THD. The modified NLM technique has been presented [23], which has a DC
offset value of 0.25 instead of 0.5 in the conventional NLM. The modified NLM increases the level
and reduces the DC offset losses but is suitable for a modular multilevel converter. In this paper, a
new multilevel converter with optimum nearest level modulation technique is presented. The DC
offset value is chosen so that it minimizes the THD for a lower number of levels and increases the
RMS voltage up to 17th level. This paper is organized as follows: In Section 2, the new multilevel
converter basic unit is proposed with the various modes of operation. In order to increase the number
of output voltage level, a cascaded connection of basic unit with and without half-bridge converter
are presented and a comparison of the proposed multilevel converter with other recent topologies is
made. In Section 3 Analysis of the proposed NLM technique with suitable illustrations is presented
and the comparison of proposed modulation technique with other modulation methods is discussed.
In Section 4 Experimental results are presented to confirm the objective of this paper. In Section 5 a
suitable application and the advantages of the proposed methods are highlighted, in the Conclusions.
2. Proposed Multilevel Converter
2.1. Proposed Basic Unit
Figure 1 shows the proposed basic unit of the multilevel converter which consists of a single DC
source with three DC-link capacitors (C1, C2, and C3) connected parallel to the source. The upper and
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lower capacitor voltages were tapped through switches S1 and S2. Floating capacitor C2 provides the
current through diodes D1 and D2. The full bridge circuit (F11–F14) was used to alter the polarity of
both the voltage and current paths through the load. Since the topology is symmetric, and it generates
a maximum of seven levels of output voltage. The switch pairs (F11, F13) and (F12, F14) were not turned
on simultaneously to avoid short circuit. The switching sequence for the basic unit is given in Table 1
and various modes of operation are illustrated in Figure 2.
Mode 0: The switch pairs, either (F11, F12) or (F13, F14), were turned on to produce the zero state.
Mode 1: Diodes D1 and D2 were made to conduct to produce the level one output voltage level from
the floating capacitor C2. Mode 2: The floating capacitor C2 was added with either a upper or lower
capacitor by switching the S1 or S2 to generate the second level. Mode 3: Both S1 and S2 switches
were turned on simultaneously to produce the level-3 voltage by connecting all the capacitors together.
The full bridge converter switches (F11, F14) were turned on for the positive half cycle as shown in
Figure 2a–c, and (F12, F13) were turned on for the negative half cycle in Figure 2d–f. Furthermore,
the DC-link capacitor voltage balancing is another serious problem in series connected capacitors.
This balancing was done either by switching techniques or by providing external circuits. In this paper,
an external circuit, proposed in References [22,23], was used for balancing the capacitors.
 
Figure 1. Proposed basic unit.
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Figure 2. (a–f) Various modes of operation of the proposed basic unit.
Table 1. Switching sequence for the basic unit.
State On State Switches Full Bridge Switches Output Voltage Level
0 − F11,F12 0 VF13,F14
1 D1, D2
F11,F14 +Vdc/3
F12,F13 −Vdc/3
2
(S1, D2) or
(S2, D1)
F11,F14 +2Vdc/3
F12,F13 −2Vdc/3
3 S1, S2
F11,F14 +Vdc
F12,F13 −Vdc
2.2. Proposed Cascaded Topologies
The basic unit given was able to generate a maximum of 7-level output voltage with six switches
and two diodes. To generate a higher number of voltagelevels, two different cascaded topologies were
proposed and these topologies were named as switched capacitor-diode (SCDCAS) cascaded multilevel
converter, where CAS referred to cascaded topology.
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The first topology given in Figure 3a consists of a series connection of “n” number of basic
units and each unit requires a separate DC source with three dc-link capacitors. In unit-1, capacitor
voltages were named as V11, V12,V13. In unit-2 as V21,V22, V23 and in nth unit as Vn1, Vn2, Vn3.
The maximum blocking voltage on the switches was the sum of all these dc source values. Another
topology as a switched-diode half-bridge (SCDHBCAS) multilevel converter and is shown in Figure 3b.
The half-bridge inverter was cascaded with a series connection of basic units to double the output
voltage level.
The expression to find the number of levels, number of switches, isolated dc sources, capacitors,
maximum blocking voltage and total blocking voltage are given in Table 2. These topologies can
also be configured in the asymmetric mode, but in this paper only symmetric configuration was
considered. The output voltage of SCDHBCAS topology was double that of the SCDCAS topology with
minimum switches. The SCDHBCAS topology requires additional dc sources and reduce output voltage
magnitude because the half-bridge circuit output voltage was always half that of the input voltage.
Table 2. Comparison of power components in the proposed topologies.
S.No Various Parameters (SCDCAS) Topology (SCDHBCAS) Topology
1. NLevel 6n + 1 12n + 1
2. NSwitches 6n 6n + 2
3. Ndiode 2n 2n
4. Ncapacitors 3n 3n + 1
5. Nsource n N + 1
6. Maxblock Vdc Vdc
7. Tblock n6 Vdc (6n + 2) Vdc
Figure 3. Proposed switched-diode cascaded topology; (a) without doubling circuit and (b) with
doubling circuit.
The topologies presented in References [5–8] were considered for the comparison and are shown
in Figure 4. Total blocking voltage was one of the important parameters that decides the cost of
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the converter. If the blocking voltage was less, the cost of the switch would be lower. As shown
in Figure 4a, the proposed topology SCDHBCAS has a lower total blocking voltage than the other
topologies. In other words, the number of level was higher with reduced blocking voltage. The DC
source is another parameter to be considered while designing a multilevel converter. From Figure 4b
it is evident that the topologies referred in [7,8] requires more number of sources than the proposed
converters. In Figure 4c, the number of switches is plotted against the number of levels. The proposed
topology SCDHBCAS requires a minimum number of switches when compared to other topologies.
  
(a) (b) 
 
(c) 
Figure 4. Comparison of proposed multilevel converter with other topologies (a) NSwitches vs. NLevel;
(b) TBVp.u vs. NLevel and (c) NLevel vs. Nsource.
3. Modified DC-Offset Value in the NLM Method
The conventional NLM technique was more suitable for a higher number of levels because it
produced a higher THD for a lower number of levels [2]. To get better THD and RMS output voltage,
the optimum nearest modulation technique was proposed. In the NLM technique, the DC offset value
was 0.5 (also called a half integer type), but in the case of optimal nearest level modulation (ONLM),
the DC offset value was changed from 0.5 to 0.4.
Vout = ma × (NLevel − 1)/2 × Vdc × cos (ωt) (1)
where NLevel was the number of output levels and ‘ma’ was the modulation index. The output voltage
for various modulation indices was calculated using Equation (1), where x1, x2 and x3 were the
variables and this was compared with the voltage reference signal, to generate the pulses as shown in
Figure 4. The intersection of reference signal and variables x1, x2 and x3 gavedifferent pulse widths
with a duty cycle of D1, D2 and D3. The voltage RMS of the converter depends on the duty cycle of
the switches.
Here, the D3 has maximum duty cycle when compared with D2 and D1. Each intersection point
gave a different switching angle θ1, θ2 and θ3 as shown in Figure 5. The variables x1, x2 and x3 directly
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affected the switching angle and duty cycle. The mathematical expression to find the RMS value was
given in Equation (2).
 
Figure 5. Variation of duty cycle with respect to DC offset value x1, x2 and x3.
Vrms =
√√√√√ 1
T
T∫
0
V(t).dt (2)
T was the time period of the pulse from zero and V(t) was the magnitude of voltage. For simplicity
V(t) was replaced by ‘a’ and Equation (3) is rewritten as:
Vrms2 =
1
T
t1∫
t1 ′
a2dt (3)
Equation (3) was the voltage RMS of the pulses. RMS voltage for multilevel output was
calculated by choosing the duty cycle of each level and multiplied with corresponding magnitude as
discussed below:
Vrms = a1
√
D1 + a2
√
D2 + . . . . . . an
√
Dn (4)
The magnitude between each level was symmetric and hence a1 = a2 = a3 = . . . an = Vdc.
The switching angle calculation for the proposed modulation technique was given below:
θ = sin−1
(
i − 0.6
x
) wherei = 1, 2, . . . (m−12 )
x =
(
m − 12
) (5)
‘m’ is the number of levels. The different switching angle against the number of levels is shown in
Figure 6. In this, if the number of level is increased, the switching angle (θ) value is reduced gradually.
The key variables x1, x2 and x3 decides the switching angles and duty cycles. Instead of x1, x2 and x3
variables, constant DC offset was used in the modulation techniques. The DC offset value of 0.5 was
used in the conventional NLM technique which is more suitable for a higher number of output voltage
levels, but for lower voltage levels it produces high THD.
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Figure 6. Number of levels vs switching angle.
The functional block diagram of the proposed system is shown in Figure 7a To minimize the THD
in lower numbers of levels, a new DC offset value of 0.4 was proposed. The reason for choosing 0.4 as
the DC offset was illustrated in Figure 7b with a reference waveform. The magnitude of individual
harmonics orders is presented on the left side of the Y axis and on the right side, variations of voltage
RMS were presented in per unit value. The X-axis was the variation of DC offset which is varied from
0.1 to 0.9. Up to the 15th odd harmonics orders were considered for selection of DC offset value.
 
(a) 
 
(b) 
Figure 7. Cont.
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(c) 
Figure 7. (a) A functional block diagram of the proposed system (b) DC offset 0.4 compared
with reference waveform and pulse generation method; (c) the various DC offset values with
corresponding THD.
The lower order harmonics like 3rd, 5th and 7th were lower in the region of DC offset from 0.4
to 0.5. The 3rd order harmonic voltage was low, whereas the RMS voltage was high for a DC offset
of 0.4. Therefore, a DC offset of 0.4 was considered optimum in this paper. This DC offset value was
valid for a lower number of output voltage levels, up to the 17th-level. In the half integer type method
(conventional NLM), the error (DC losses) between the two levels was always maintained at 0.5Vdc.
In the proposed method, the error was minimized to 0.4Vdc, as shown in Figure 7c. The RMS value of
the output voltage and current was higher than the conventional methods.
4. Simulation and Experimental Results
In this, the FPGA Spartan 3E was used to generate the pulse for the proposed converter. In terms
of hardware, the RC delay circuit was used to provide the dead time of 2 μs between the pulses to
avoid short circuit. The subsystem of the PV Simulink module is shown in Figure 8. This PV model
was designed based on a single diode model as used in Reference [19]. In this model, the temperature
is kept at 298 K and due to the variations in irradiance; the output voltage and current were varied.
To extract the maximum power from the PV panel, the basic perturb and observe MPPT method was
implemented and the regulated output voltage was obtained. However, this is not in the scope of this
paper. The PV model consists of one diode for cell polarization and series/shunt resistance for the
losses. The Ipv (Vpv) of this model was calculated as follows:
Ipv = Iph − Id − IRsh (6)
Ipv = Iph − Io
[
e
(
q(Vpv+Rs .Ipv
NsKTj
) − 1
]
− Vpv + Rs .Ipv
Rsh
(7)
Rs and Rsh were series and shunt resistance, Iph was the photocurrent, Io was the reverse saturation
current of the diode, q was the electron charge, K was constant, Tj was the junction temperature of the
panel, Id was the intrinsic diode current, and Vpv and Ipv was the voltage and current in the panel.
The DC/DC converter boosts the voltage from 40 V to 82 V. As per the single-phase grid, standard
voltage is Vdc >
√
2 ∗ Vgrid.
The multilevel inverter output peak voltage was given below:
Vpp = 3 × 110 = 330 V, Vrms = Vpp/sqrt (2)
Vrms = 330/sqrt (2) = 232.2 V
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To prove the dynamic performance of the proposed topology, the modulation scheme was
implemented using MATLAB/Simulink and experimentally verified with the hardware developed.
The details of the PV panel and other hardware ratings were listed in Table 3.
 
Figure 8. Simulation of PV module.
Table 3. Parameters used for hardware.
Description Specifications
PV System
PV Model 12100 04 Nos
Open Circuit Voltage 26.8 V
Short Circuit Current 6.2 A
Maximum Voltage (Vm) 21.8 V
Maximum Current (Im) 5.62 A
Maximum system DC Voltage 1000 V
Power Tolerance ±5%
Load
Resistance (R) 150 Ω & 80 Ω
Inductor (L) 70 mH & 80 mH
Multilevel Converter
IRF 460 500 V/21 A 06 & 08 Nos
Gate Driver-HCPL316j 06 & 08 Nos
Capacitors 150 μF
FPGA Spartan3E 1
Snubber Circuits RCD
Results
Output Voltage 90 V & 120 V
Output Current 0.5 A & 1.51 A
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(a) 
 
(b) 
Figure 9. (a) Proposed seven-level inverter with voltage balancing circuit. (b) Proposed capacitor
balancing circuit output voltage.
4.1. Seven Level Inverter
The proposed 7-level inverter with voltage balancing circuit is shown in Figure 9a along with
its balance output voltage in Figure 9b. To determine the performance of the multilevel inverter and
modulation technique, the dynamic (without DC/DC converter) and steady-state output voltage
(with DC/DC converter) were shown in Figure 10a–i for different irradiance values. In the basic
unit, the DC/DC boost converter was used to regulate the output voltage to 90 V and each capacitor
was balanced to 30 V; when the full irradiance was present with a minimum duty ratio of 0.12.
The corresponding output voltage and current waveforms are shown in Figure 10a. The current
THD depended on the load inductance value, because this acted as a low pass filter to produce a
sinusoidal waveform, but here the resistance value is higher than the inductance value. Here it is
worth mentioning that the voltage THD of the proposed modulation technique was 11.81% as shown
in Figure 10c, which was higher than in Reference [21]. It was confirmed that the proposed modulation
technique was suitable for a lower number of voltage levels with increased output RMS voltage.
To regulate the PV output voltage, the non-isolated DC/DC converter was used. The experimental
output voltage and current waveforms were shown in Figure 11 with the THD spectrum. The load
resistance was 150 Ω and inductance was 70 mH which gives the maximum output power of 20.938 W
with a power factor of 0.89 as shown in Figure 11b. The voltage RMS of the 7-level inverter was 65.11 V
and current RMS was 0.36 A, which was higher than the theoretical value of 63.63 for given input.
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Figure 10. Multilevel inverter voltage waveform (a) without voltage balancing circuit; (b) with voltage
balancing circuit; (c) steady-state voltage, multilevel inverter current waveform and (d) without voltage
balancing circuit; (e) with voltage balancing circuit; (f) steady-state current; (g) current and voltage
across the H-bridge switches; (h) output voltage and (i) variation in irradiance.
  
(a) (b) 
 
(c) 
Figure 11. Experimental results for 7-level inverter (a) output voltage and current waveform (b) output
from power quality analyzer and (c) voltage harmonics.
4.2. Thirteen-Level Inverter
In this configuration the SCDHBCAS topology was used to generate the 13th-level. Each DC link
capacitors voltage were regulated to 40 V and the half-bridge inverter voltage was 20 V.
For the 13-level inverter the maximum voltage RMS value was 126.28 V and current RMS was
1.05 A with a power factor of 0.94. The maximum output power was 86.35 W with the boost converter
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duty ratio of 0.35 to maintain the output voltage at 120 V with each DC-link capacitor voltage of
40 V, as shown in Figure 12a.The corresponding inverter output voltage and current waveforms were
shown in Figure 12b. Voltage THD was 6.701% and current THD was 6.388%, the power factor was
0.94 which is close to unity, as illustrated in Figure 12c,d. In Figure 13, different loading conditions
were used and the corresponding outputs were captured using DSO. In this way, the load values
were changed ranging from purely resistive to inductive and a combination of both as illustrated in
Figure 13a. A zoomed view of the load changes considered is shown in Figure 13b.
Figure 12. Experimental results of thirteen-level converter (a) capacitor voltages after balancing (b)
output voltage and current waveform and (c) voltage harmonics.
Figure 13. Experimental results of thirteen-level converter; (a) different loading conditions and (b)
zoomed view of load changes.
The proposed NLM technique produced high voltage RMS of 97.28 V, whereas 98.85 V was the
theoretical value. From the proposed modulation it was confirmed that it generates low THD and high
voltage RMS for a lower number of levels. The laboratory-based prototype model of the proposed
multilevel converter for the 13th-level is shown in Figure 14 with PV as the input source.
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Figure 14. Photograph of experimental setup.
5. Conclusions
The generalized cascaded multilevel converter was proposed with the optimum nearest level
modulation technique in this paper. Basic units and the cascaded connection of basic units were
discussed with half-bridge and without half-bridge circuits. With the half-bridge converter, it produced
the maximum output voltage for higher voltage levels than it did without the half-bridge circuit.
The proposed modified nearest level modulation technique was presented which generated the low
THD and high voltage RMS. The experimental validation of the proposed converter and modified
NLM technique was compared with the simulation results. The modified NLM technique was
proved to be more suitable for a lower number of output voltage levels and was found suitable
for photovoltaic applications.
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Abstract: Ice covering on overhead transmission lines would cause damage to transmission system
and long-term power outage. Among various de-icing devices, a modular multilevel converter based
direct-current (DC)de-icer (MMC-DDI) is recognized as a promising solution due to its excellent
technical performance. Its principle feasibility has been well studied, but only a small amount
of literature discusses its economy or hardware optimization. To fill this gap, this paper presents
a quantitative analysis and calculation on the converter characteristics of MMC-DDI. It reveals that,
for a given DC de-icing requirement, the converter rating varies greatly with its alternating-current
(AC) -side voltage, and it sometimes far exceeds the melting power. To reduce converter rating and
improve its economy, an optimized configuration is proposed in which a proper transformer should
be configured on the input AC-side of converter under certain conditions. This configuration is
verified in an MMC-DDI for a 500 kV transmission line as a case study. The result shows, in the case
of outputting the same de-icing characteristics, the optimized converter is reduced from 151 MVA to
68 MVA, and the total cost of the MMC-DDI system is reduced by 48%. This conclusion is conducive
to the design optimization of multilevel DC de-icer and then to its engineering application.
Keywords: converter; ice melting; modular multilevel converter (MMC); optimization design;
transmission line; static var generator (SVG)
1. Introduction
Ice covering on overhead transmission lines is a serious threat to the safe operation of power
grids. Overweight ice would break wires or collapse towers, and then cause disruption of power
transmission and large-scale outage [1,2]. The ice storms in North America 1998 [3], Germany 2005 [4],
and China 2008 [5] are good examples of such consequences. In order to protect the grid from ice
disaster, dozens of anti-icing or de-icing methods have been proposed [1,3,5,6], such as thermal
de-icing, mechanical de-icing, passive icephobic coatings, etc.
Among various de-icing methods, heating of ice-covered line conductors by electrical current is
recognized as the most efficient engineering approach to minimize the catastrophic consequences of ice
events [5–8] because it can eliminate the ice covered on hundreds of kilometers of line within an hour,
without damaging the grid structure or polluting the environment. Both alternating-current (AC) and
direct-current (DC) can be used to melt ice, but AC ice-melting is usually used for transmission lines
up to 110 kV, while DC ice-melting is more recommended for high voltage lines up to 500 kV [3,4].
In a DC de-icing system, the most critical part is the DC de-icer (DDI), which generates the required
DC voltage and current.
Nowadays, the most widely adopted de-icer is the thyristor-based line-commutated converter
(LCC) [9–11], derived from the conventional high voltage direct current transmission (HVDC)
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technology. It can output a wide range of DC voltages by regulating the thyristor phase shift
angle to meet the de-icing requirement of various lines; moreover, it can operate as a static var
compensator (SVC) when there is no de-icing requirement. Thus, it has been widely used in Russia,
Canada, China [5,12,13], etc. However, due to the inherent characteristics of thyristors, LCCabsorbs
much reactive power and generate a lot of harmonics. Thus, it has to deploy an extra series of
harmonic filters and many shunt capacitors to meet the grid requirements. Thus, it is bulky, inflexible,
and costly. In order to overcome these shortcomings, some proposed constructing the DC de-icer
using a voltage source converter (VSC). In [14], a multiple phase shift de-icer was proposed, but it
needs a complex multi-winding transformer. In [15], a concept of DC de-icer constructing with
a static synchronous compensator (STATCOM) was proposed, but it didn’t give specific solutions.
In [16], a 3-level STATCOM scheme was proposed for the de-icer application. It presents excellent
harmonic and reactive power features, but it requires high-power 3-level converters up to 100 MVA,
and such a high-power 3-level converter is difficult to manufacture. Moreover, its DC voltage has to
exceed its AC voltage, thus it has a limited DC voltage range.
In the last few decades, modular multilevel converter (MMC) topology has been rapidly
developed [17,18]. Since it was presented for the first time by Lesnicar and Marquardt in 2003 [19],
it has been widely used in many high-voltage and medium-voltage applications [20–22]. It can output
a smooth and nearly ideal sinusoidal voltage with little filters, and it has modularity and scalability,
and is facile and flexible. The main application of MMC is VSC-based HVDC transmission [22,23].
In the last five years, dozens of large-capacity MMC-based HVDC systems have been built [22],
their rated DC voltage is up to ±500 kV and their rated power is hundreds of MW or even 2000 MW.
Another typical application of MMC is the STATCOM [24]. In recent years, most of the STATCOM
above 10 Mvar have adopted the MMC structure.
For the de-icer application, an MMC-based DC de-icer (MMC-DDI) with full-bridge submodules
(SM) was firstly presented in 2013 [25]. Its structure is similar to a pair of parallel star-configured
static var generators (SVGs), and their neutral points are respectively led out as the DC positive
and negative poles of DC de-icer. It inherits all the advantages of MMC topology. Moreover, since
it employs the full-bridge SMs, it can provide both the buck and boost functions for the DC-link
voltage [26]. Thus, it has a wide DC output voltage range to satisfy the de-icing requirements of
different lines. In addition, it can be operated as SVG to provide reactive power compensation for
the grid. Due to these advantages, the MMC-DDI is recognized as a promising de-icing solution [27].
Since MMC-DDI was first proposed in 2013 [25], its operation principle and control optimization
have been further studied in [27–29]. In [28], the hardware selection of MMC-DDI was studied,
and a quantitative comparison with an LCC-based de-icer was given. As is shown, both the electrical
characteristics and the land occupation have more advantages. In [29], the control and modulation
algorithms of MMC-DDI are described. In [27], the dynamic model of MMC-DDI and its harmonic
features under phase-shifted carrier modulation are analyzed, and then a detailed control scheme
is developed, and the MMC-DDI topology was experimentally verified by utilizing a downscaled
prototype. The literature above mainly focus on the technical feasibility of MMC-DDI and pay little
attention to its economy optimization.
Like most STATCOMs, the existing MMC-DDI is recommended to be directly connected to the
substation distribution network without a transformer. This is considered as a major advantage of
the MMC-DDI scheme because the absence of transformer is believed to make the whole device
small, light, and compact. Under this configuration, the arm voltage and current of MMC are
substantially determined by the grid-connected voltage in addition to the required DC melting voltage
and current. For the common high-voltage transmission lines up to 500 kV, their DC melting current
is 4000–5000 A or even higher, while their DC melting voltage is usually no more than 10 kV. When
the distribution network voltage is unsuitable—for example, 35 kV for most 500 kV substations—the
MMC in this configuration simultaneously withstands higher arm voltage and larger arm current.
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Thus, the converter rating of MMC-DDI far exceeds its output ice-melting power, resulting in a poor
economy to engineering apply.
To address this issue, this paper presents a quantitative analysis on the converter characteristics
of MMC-DDI, and then calculates the required converter rating and its influencing factors. It reveals
that, for a certain DC de-icing requirement, converter rating varies greatly with its AC-side voltage,
and then an optimized design method is proposed to improve the economy of MMC-DDI. Finally,
a design example and its corresponding simulation results are given. As this case shows, under the
same de-icing outputting characteristics, the optimized converter rating is reduced from 151 MVA to
68 MVA, and the total cost of MMC-DDI system is reduced by 48%.
2. Circuit Configuration and Operation Principle
The circuit configuration of the MMC-DDI is shown in Figure 1. It contains two sets of star-configured
arms and each arm has several full-bridge SMs along with a connection reactance. Structurally speaking,
it can be viewed as a pair of three-phase star-configured SVGs. The AC terminals of these two SVGs
are in parallel and connected to the grid, whereas their neutral points are respectively led out as the
DC positive and negative poles of MMC-DDI, and then connected to the ice-covered overhead lines
through a set of de-icing disconnectors.
Figure 1. Circuit configuration of MMC based DC de-icer (MMC-DDI).
Since MMC-DDI can provide both buck and boost functions for DC-link voltage, it theoretically
does not require a transformer to supply a wide and adjustable DC output voltage. In the existing
literature, the AC terminal of MMC-DDI is directly connected to the distribution network with no
transformer. This is considered as a major advantage of the MMC-DDI scheme because it can save the
cost and floor area of a transformer, making the device small, light, and compact.
According to the grid requirements, MMC-DDI can have two different operation modes:
• Ice-melting Mode. When there is an ice-covered line to melt in the winter, the disconnectors
are close to connect the MMC-DDI and the transmission line together, and the other terminal of
the transmission line is artificially three-phase short-circuited to form a DC current loop. Then,
the MMC-DDI provides a controlled DC voltage to generate the required current through the
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ice-covered line. At that time, the operation mode of MMC-DDI is similar to the MMC rectifier
station in the VSC-HVDC transmission system, except that the DC-side output voltage almost
remains unchanged in the VSC-HVDC system while it may vary with the line parameters in the
MMC-DDI system. In addition, the typical control methods for the common MMC system are
also applicable to MMC-DDI system, such as the capacitor voltage control, the active and reactive
current control, the capacitor voltage balancing control, the circulating current control, etc.
• SVG Mode. When there is no icing line, the de-icing disconnectors can be open circuit. Then,
the upper three arms and the lower three arms can operate as two parallel conventional SVGs,
and provide reactive power compensation or alleviate other power quality problems.
3. Converter Characteristic of MMC-DDI
3.1. Arm Voltage and Current
Take the A-phase as an example, the dynamic equations of MMC-DDI can be expressed as:
usA = Riap + L
d
dt
iap + uap + Up (1)
usA = Rian + L
d
dt
ian + uan + Un (2)
isa = iap + ian (3)
where usA, isA are the AC-side input phase voltage and current of converter. uap, uan are respectively
the output voltage of the upper arm and lower arm. iap, ian are respectively the arm current of the
upper and lower arms. Up is the electric potential of the neutral point of 1#SVG, relative to the grid
neutral point. Un is the electric potential of the neutral point of 2#SVG. R and L represent the equivalent
resistance and inductance of the connection reactance in each arm:{
Idc = iap + ibp + icp = −(ian + ibn + icn)
Udc = Up − Un
(4)
where Udc and Idc are the DC-side output de-icing voltage and current of MMC-DDI.
Generally, the voltage and current of each arm are symmetrical, and the circulation current can be
effectively suppressed with proper circulation current control method, and the voltage drop across the
connection reactance is far less than other items in Equations (1) and (2). As a result, the A-phase arm
voltages and currents can be expressed as:
uap =
√
2Um sin(ωt)− 0.5Udc (5)
uan =
√
2Um sin(ωt) + 0.5Udc (6)
iap =
√
2
2
Im sin(ωt + ϕ) +
Idc
3
(7)
ian =
√
2
2
Im sin(ωt + ϕ)− Idc3 (8)
where Um, Im are the root mean square (RMS) values of the AC-side input phase voltage and current
of MMC converter. ω is the angular frequency of gird voltage while φ presents the AC-side power
factor angle.
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Similarly, the B-phase and C-phase arm voltage/current can also be expressed. As shown in
Equations (5)–(8), the voltage/current of each arm contains both AC and DC components. Moreover,
their peak values are the same for each arm, and can be expressed as{
Iarm_peak =
√
2
2 Im +
1
3 Idc
Uarm_peak =
√
2Um + 0.5Udc
(9)
where Iarm_peak, Uarm_peak present the peak values of arm current and arm voltage.
According to Equations (5)–(8), the RMS values of arm voltage and current can be expressed as⎧⎨⎩ Iarm_RMS =
√
1
2 Im
2 + 19 Idc
2
Uarm_RMS =
√
2Um2 + 14 Udc
2
(10)
where Iarm_RMS, Uarm_RMS present the RMS values of the arm current and arm voltage.
Compared with that of common SVGs, the converter voltage/current of the MMC-DDI has
different characteristics:
(1) The arm voltage/current of MMC-DDI contains both DC and AC components, while in the
conventional SVG, there is only AC component.
(2) The arm voltage/current no longer equals the AC-side input voltage/current in MMC-DDI.
(3) The peak value of the arm voltage/current is no longer than
√
2 times of its RMS value.
(4) Due to these differences, although the MMC-DDI is structurally similar to a pair of common
star-connected SVGs, their inner converter characteristics are quite different.
3.2. Influence of AC Side Input Voltage
Under normal operating conditions, the AC side input active power of the MMC converter is
substantially equal to its DC side output power (neglecting tiny converter loss). According to the
power balance between the AC and DC sides, the output DC ice-melting power can be obtained:
Pdc = Udc Idc = 3ImUm cos ϕ (11)
where Pdc is the output ice-melting power, cosφ is AC-side power factor and generally cosφ = 1.0.
With (11), the AC-side input current of converter can be expressed as
Im =
Udc
3Um cos ϕ
Idc. (12)
Substituting (12) into (9), the peak values of arm voltage and arm current can be expressed as⎧⎨⎩ Iarm_peak =
( √
2
6 cos ϕ
Udc
Um +
1
3
)
Idc
Uarm_peak =
(√
2 UmUdc + 0.5
)
Udc
. (13)
According to (13), the influence of AC side input voltage on the arm voltage and current peaks
can be plotted and shown in Figure 2. As it shown, for a certain DC ice-melting requirement, with the
increasing of AC-side voltage, arm voltage peak increases linearly (but not proportionally) while arm
current peak decreases and tends to 1/3 Idc. This is quite different from common SVG. In an SVG,
in the case of a certain output reactive power, with the increasing of the AC-side voltage, the arm
voltage peak increases proportionally while the arm current peak decreases and tends to 0.
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Figure 2. Influence of the AC side input voltage on the peaks of arm voltage and current (a) on the
current (b) on arm voltage.
3.3. Converter Rating of MMC-DDI
In a power electronics system, the converter rating is an important technical indicator because
device cost is closely related with the converter rating. For an MMC converter, its converter rating is
mainly determined by the arm voltage peak and arm current peak because they largely determine the
size and quantity of submodules, and then determines the main hardware of the converter. Therefore,
the converter rating of the MMC-based devices can be collectively defined as
Sc =
n
∑
1
Upi Ipi
2
(14)
where Sc presents the converter rating. n presents the total number of arms. Upi, Ipi are the output
voltage and current peak of the i-th arm.
For a conventional star-connected SVG, there are three arms, and the current peak of each arm is
approximately equal to the AC side phase current while arm voltage peak is approximately equal to the
AC-side phase voltage (ignoring the voltage drop across the connection reactance). Then, its converter
rating can be expressed as
Sc = 3
Up Ip
2
= 3
√
2UsP ×
√
2Isp
2
= 3Usp Isp = Sout (15)
where Usp, Isp are respectively the RMS values of AC-side phase voltage and phase current, Sout presents
the output apparent power of SVG.
Indeed, Equation (15) also applies to the delta-connected SVGs or an SVG group composed of
several converters. In summary, for any SVG, the converter rating can be directly characterized by its
rated output power.
For the MMC-DDI, the six arms share the same voltage and current peaks. Substituting Equation (9)
into Equation (16), then the converter rating can be expressed as
Sc = 6
Uarm_peak Iarm_peak
2
= 3Um Im +
√
2Um Idc +
3
√
2
4
ImUdc + 0.5Udc Idc (16)
Compared with equation (15), there are three other items in Equation (16), thus the converter
rating characteristics of MMC-DDI are significantly different from that of common SVG.
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Substituting Equation (13) into Equation (16) and considering cosφ = 1.0, the converter rating can
be simplified as
Sc = 3
( √
2
6 cos ϕ
Udc
Um
+
1
3
)
Idc ·
(√
2
Um
Udc
+ 0.5
)
Udc =
(
1.5 +
√
2
4
Udc
Um
+
√
2
Um
Udc
)
Pdc (17)
With Equation (17), the relationship of the converter rating of MMC-DDI with its AC-side voltage
can be calculated and shown as Figure 3. As it shown, under a certain DC-side output voltage and
power requirement, the converter rating varies greatly with its AC input voltage. It can be analytically
solved that when and only when Um = 0.5 Udc, the converter rating gets its minimum value, and the
minimum rating is 2.91 times the output ice-melting power. This conclusion can be expressed as
Sc_min =
(
1.5 +
√
2
)
Pdc when Um = 0.5Udc (18)
 
Figure 3. Relationship of the converter rating of MMC-DDI with its AC-side voltage.
4. The Proposed Optimization Design Method
4.1. General Design Process of IMD
For any type of DC ice melting device, its design process generally follows these steps:
Step 1: According to the line parameters and meteorological conditions of the transmission lines
to be melted, calculate the required DC-side output de-icing current, voltage and power, and then
determine the rated DC-side output parameters of IMD.
For a given transmission line, its required de-icing current depends on many parameters,
such as conductor type, ambient temperature, wind velocity, ice thickness and de-icing duration,
etc. The thermal behavior of overhead conductors has been well studied, and some formulas are given
to calculate the de-icing current in many standards—for example, IEEE standard [30] and CIGRE
standard [31]. Generally, the de-icing current should be greater than the minimum de-icing current
and no more than the maximum endure current of the line conductor. For some typical conductor
types used in China, the minimum de-icing current and the maximum endure current are shown as
Table A1 (see Appendix A). In actual ice melting system, it generally tries to choose the intermediate
value of the maximum and minimum values as the rated de-icing current.
After determining the de-icing current, the required de-icing DC voltage can be calculated as
Udc = kicingRline Iicing (19)
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where Iicing is the required de-icing current and Rline is the phase resistance of transmission line.
kicing corresponds to the ice-melting mode, kicing = 2 when the de-icing current is passed down one
phase conductor and back along another, and kicing = 1.5 when down one and back along the other
two [16].
When there are several lines to be melted, the de-icing DC current and voltage of each line can be
calculated one by one, and then the rated DC-side output parameters of the IMD are determined by
the output DC voltage range, the maximum de-icing current, and the maximum de-icing power.
Step 2: According to the optional voltage levels of the power substation as well as the rated IMD
output power, select the proper access voltage of the IMD.
For typical transmission lines, their DC ice-melting power is generally among several MW and
hundreds of MW. Within this range, the IMD is usually connected to the low-voltage distribution
network of the substation, generally 10 kV or 35 kV in China.
Step 3: According to the DC-side output parameter requirements and the grid access voltage,
design the internal structure and parameters of the IMD.
In the process of designing the internal IMD parameters, it is usually necessary to consider both
the technical feasibility and the economy.
4.2. The Proposed Circuit Configuration and Its Economic Analysis
According to the above calculation, for a certain ice-melting requirement, the converter rating of
MMC-DDI varies greatly with its AC-side voltage. Traditionally, MMC-DDI is directly connected to
the grid, thus its AC-side input voltage always equals the grid voltage. This may correspond to a very
high converter rating, resulting in poor economy. To solve such a problem, this paper proposes an
optimization MMC-DDI configuration structure as shown in Figure 4, i.e., a transformer should be
inserted between the grid and the converter under certain conditions. In order to realize this idea,
there are two main questions:
(A) When should the transformer be desired and when is it undesired?
(B) If a transformer is inserted, what are the specifications and parameters of the transformer?
Figure 4. The proposed configuration structure of MMC-DDI.
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According to (11), when the power factor is controlled as cosφ = 1, the AC-side input apparent
power of MMC-DDI always equals its DC side output power regardless of the AC-side voltage.
Therefore, if a transformer is inserted, its rating only needs to equal the output de-icing power rather
than the converter rating. In order to get the minimum converter rating as shown in (18), the output
phase voltage of the transformer can be set as Um = 0.5 Udc, corresponding to a line voltage
√
3× 0.5Udc.
In summary, the specification of the transformer can be determined as{
STran = Pdc
Tr = Ug/(
√
3 × 0.5Udc)
(20)
where STran is the transformer rating, and Tr is the transformer rating voltage radio.
In order to get the timing of transformer insertion, the cost of converter and transformer should
be compared. Since the MMC-DDI is rarely applied, it is difficult to obtain its market cost; here, its cost
is estimated by referring to that of SVGs. This is due to three reasons: (1) MMC-DDI is structurally
equivalent to a pair of star-connected SVGs, (2) SVG has been widely used and its cost is transparent,
and (3) the rating range of common SVGs is wide enough to cover the potential MMC-DDI. Table A2
shows the deal prices of several high capacity SVGs built in China from 2013 to 2018.
As (15) shows, the converter rating of SVG is approximately equal to its rated output power,
so the converter cost can be directly evaluated with the SVG deal price. As Table A2 shows, SVG
cost is basically proportional to the rating, and its unit cost is around 15,000 $/Mvar. For some SVGs
over 60 Mvar, the unit cost is 40% higher. This is because there are only a few applications for such
high-power SVGs, thus their R&D cost is higher. Moreover, such high-power SVG usually require
higher reliability and larger configuration margin, and this also increases the device cost. For simplicity,
here the MMC converter cost is estimated with the average unit price 15,000 $/Mvar.
When a transformer is inserted as Figure 4, the transformer would bring a cost itself. Table A3
shows the deal prices of several 10 MVA-class rectifier transformers built in China. As is shown,
the cost of 10 MVA rectifier transformer is about $86,000, about half of the same rating SVG. With the
rating growth of transformer, its unit cost decreases rapidly. For a 56 MVA transformer, its unit cost is
4400 $/Mvar and about 1/3 of a similar rating SVG. For a 100 MVA transformer, its unit cost reduces
to 3300 $/Mvar and about 1/6 of the same rating SVG.
Based on these cost data, it can be obtained that the cost of a common transformer is much lower
than that of the same-rating MMC converter.
In the proposed configuration of MMC-DDI, it can get a minimum MMC converter rating at
the cost of an extra transformer. In order to quantitatively compare the economics of the proposed
configuration, the costs of MMC-DDI with and without the transformer can be expressed as{
Pno = Pcon(us = ug)
Pwith = Ptrans + Pcon(us =
√
3 × 0.5Udc)
(21)
where Pno presents the cost of MMC-DDI with no transformer, and Pcon(us = ug) presents the cost of
the MMC converter when its AC-side voltage is equal to the grid voltage. Pwith presents the cost of the
MMC-DDI with a transformer; Ptrans presents the transformer cost. Pcon(us =
√
3 × 0.5Udc) presents
the cost of the MMC converter with an AC-side input voltage of us =
√
3 × 0.5Udc.
As long as the cost of MMC-DDI with transformer is lower than that without a transformer, i.e.,
the reduced converter cost is greater than transformer cost, the proposed configuration structure is
cost-effective. At this point, a transformer can be inserted on the AC side of converter to improve the
system economy. Otherwise, this is no need to plug in the transformer.
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4.3. Applicable Scope of the Proposed Configuration
Compared with the traditional MMC-DDI structure, the proposed MMC-DDI configuration
structure requires an extra transformer. It seems that this would increase the cost of the total system,
and partially offset the advantages of the MMC topology. However, in fact, the converter rating of
traditional MMC-DDI varies greatly with its AC-side voltage, thus the insertion of transformer can
sometimes reduce the converter rating and its cost. As long as the reduction of the converter cost is
sufficient to offset the transformer cost, the proposed MMC-DDI structure is cost-effective.
According to the cost comparison data of the converter and transformer in the previous section,
the unit cost of an MMC converter is generally much higher than that of a conventional transformer,
especially for large-capacity converters above 50 MVA. Moreover, the reduced converter rating caused
by an introduction of transformer is sometimes much higher than the transformer rating.
In order to obtain quantitative guidance, here an assumption is made of the cost of converter
and SVG:
A The converter cost is approximately considered to be proportional to the converter rating.
B The transformer cost is a quarter of the same rating MMC converter cost.
Based on the above quantitative assumption, we can get the following conclusions:
a. When the ratio of the grid line voltage to DC-side output voltage exceeds 2.0 or falls below
0.25, the overall cost of MMC-DDI with a transformer is less than that without transformer, i.e.,
a transformer can be inserted on the AC side of a converter to improve the system economy.
b. When the ratio is between 0.25–2.0, the cost of the transformer exceeds its revenue. In that case,
no transformer is required.
Indeed, for the common high-voltage transmission lines up to 500 kV, the required ice-melting
voltage is generally less than 15 kV. Under such DC voltage range, if the MMC-DDI is connected to a
35 kV network, the grid voltage is more than two times the ice-melting DC voltage. In that case, the
proposed MMC-DDI configuration is more applicable than the traditional one. However, if MMC-DDI
is connected to a 10 kV distribution network, the grid voltage is usually among 0.25–2.0 times DC
voltage, thus the traditional configuration is more applicable. In China, almost all of the distribution
network voltage of 500 kV substations is 35 kV. Thus, at least for 500 kV transmission lines, the
proposed MMC-DDI configuration is superior to the traditional configuration in most cases.
5. Design Example and Simulation Results
5.1. A Typical Design Example
In order to verify the above analysis and the proposed configuration, a design example of
MMC-DDI is given here. For a 500 kV transmission line, the wire type is 4 × LGJ-400, the line length is
40 km, and its single-phase resistance is 0.72 Ω. The minimum ambient temperature along the line is
−5 ◦C, and the maximum wind speed in winter is about 5 m/s. In the 500 kV substation at one end of
the transmission line, the distribution grid voltage is 35 kV, corresponding a 20.2 kV phase voltage.
With the data shown in Table A1, the required de-icing current of the above transmission line
should be between 3475–4768 A. Within this range, the smaller the current, the longer the de-icing
process lasts. Considering a balance between ice-melting rapidity and IMD economics, the rated DC
de-icing current can be set as 4.0 kA. Then, with (19), the required de-icing voltage can be calculated as
5.76 kV (2 × 4.0 kA × 0.72 Ω). Thus, the rated de-icing output power is 23.2 MW (= 5.76 kV × 4.0 kA).
With the formulas in Chapter 3, the detailed electrical parameters of above MMC-DDI can be
calculated and then listed in Table 1. The voltage and current peaks of the six arms are respectively
31.5 kV and 1.6 kV, thus the converter is equivalent to two conventional star-connected SVGs and
each SVG has a 38.5 kV rated line voltage (31.5kV/
√
2 ×√3), a 1.13 kA rated current (1.6kA/√2),
and a 75.4 Mvar rating (
√
3 × 38.5 kV × 1.13kA). Under the above total arm voltage and arm
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current, the specifications and numbers of MMC submodules can be freely selected within a certain
range. As the 1700 V-level insulated gate bipolar transistor (IGBT) module is widely used in many
medium-voltage engineering applications, here the submodule is construed with such IGBT, so the
rated capacitor voltage of is set as 900 V and each arm contains 39 submodules. Referring to the SVG
price list in Table A2, the converter cost can be estimated as 2.26 million dollar (15,000 $/Mvar ×
75.4 × 2 = 2.26 million). With respect to its 23.2 MW output de-icing power, such high cost is too high
to be acceptable.
Table 1. Electrical parameter comparison of the MMC-DDI under conventional configuration and
optimized configuration.
Parameter Symbol
Conventional Configuration
(with No Transformer)
Optimized Configuration
(with Transformer)
Rated DC voltage Udc 5.8 kV 5.8 kV
Rated DC current Idc 4.0 kA 4.0 kA
Rated output DC power Pdc 23.2 MW 23.2 MW
AC-side phase voltage Um 20.2 kV 2.9 kV
AC-side phase current Im 0.38 A 4.6 kA
Arm voltage peak Uarm_peak 31.5 kV 7.0 kV
Arm current peak Iarm_peak 1.6 kA 3.2 kA
Converter rating Sc 151 MVA 68 MVA
Transformer None 23 MVA–35 kV/5 kV
Submodule number in each arm N 39 9
Submodule capacitor voltage Uc0 900 V 900 V
Submodule capacitance Cc 10 mF 20 mF
If the proposed optimization method is adopted, a 23 MVA–35 kV/5 kV transformer should be
inserted between the MMC converter and the 35 kV grid. At this time, the optimized MMC-DDI is
mainly composed of an MMC converter and a transformer, and the detailed electrical parameters
of MMC-DDI are also listed in Table 1. As Table 1shown, the voltage and current peaks of the six
arms are 7.0 kV and 3.2 kV, thus the converter is equivalent to two common SVGs and each SVG has
a rated line voltage 8.57 kV (7.0 kV/
√
2×√3), 2.26 kA rated current (3.2 kA/√2) and 33.5 Mvar rating
(
√
3 × 8.57 kV × 2.26 kA). Considering the approximate SVG unit cost (15,000 $/Mvar), the converter
cost can be estimated as 1.01 million dollar ($15,000 /Mvar × 33.5 Mvar × 2). In addition, in Table A3,
the cost of a 24 MVA transformer is $166,000. Then, the total cost of the optimized MMC-DDI can be
estimated as 1.18 million dollars.
The above cost comparison results are listed in Table 2. Compared with the cost of the original
MMC-DDI with no transformer, the optimized cost of the IMD device has dropped by 48%.
Table 2. Cost comparison of the MMC-DDI under conventional configuration and optimized configuration.
Component Original Cost (Million Dollar) Optimized Cost (Million Dollar)
Converter 2.26 1.01
Transformer - 0.17
Total 2.26 1.18
Besides the cost, the size and weight of the de-icer are also concerned in engineering applications.
In practical projects, a complete MMC-DDI system contains not only the connection reactance,
the converter valves and the disconnectors as shown in Figure 1, but also inlet cabinet, startup cabinet,
control system, cooling subsystem, power distribution cabinet, cable and other auxiliary equipment.
The equipment footprint not only includes the size of these devices, but also the insulation distance
and other factors. Considering the fact that the main difference of the two MMC-DDI configurations is
the converter and transformer, here only the converter chain and transformer are carefully compared.
For simplicity, here refers to a 100 Mvar SVG project built in Hunan in 2016 as a benchmark to
compare the size and weight of the two topologies. This project consists of two Y-connected SVGs
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based on IGBT, and each SVG is 50 Mvar with a 20 kV rated voltage. Its arm current peak is 2125A,
and 1.2 times that of that the conventional MMC-DDI configuration. Each SVG contains 63 power
submodules, packed in 11 power cabinets. The converter hall is arranged on the first floor, while the
cooling system is arranged on the roof. The floorplan of the SVG room is shown in Figure A1 and the
main installation parameters of the SVGs are shown in Table A3. As Figure A1 shows, the SVG room
covers an area 280 m2, wherein the converter chain occupies 163 m2 (17.6 m × 9.25 m).
The submodule current peak of the above SVG is about 1.2 times that of the conventional
MMC-DDI. Here, we adopt the same submodule to form MMC-DDI. Considering that the arm
current peak of the optimized MMC-DDI configuration is just twice that of the conventional one,
the submodules of the optimized MMC-DDI configuration can be constructed with two parallel SVG
submodules. Based on the above ideas, the conventional MMC-DDI requires 234 power modules while
the optimized one requires 108 modules, and then their size and weight parameter can be calculated
and shown in Table 3. The size and weight of the transformer are based on a 24 MVA rectifier produced
for another project, the body size of the transformer is 5.4 m × 4.7 m, but its actual land occupation is
set as 8 m × 9 m while considering the insulation distance and ancillary facilities.
Table 3. Size and weight comparisons of the MMC-DDI under conventional and
optimized configuration.
Items 100 Mvar SVG
Conventional
MMC-DDI
Optimized MMC-DDI
Main components Converter (2 × 50 Mvar) Converter (151 MVA) Converter + Transformer(68 MVA) (24 MVA)
Number of power units 2 × 63 2 × 117 2 × 54
Number of power cabinets 2 × 11 2 × 20 2 × 10
Submodule capacitor voltage 900 V 900 V 900 V
Size of each submodule 0.7 m × 0.7 m × 0.8 m 0.7 m × 0.7 m × 0.8 m 0.7 m × 0.7 m × 0.8 m
Weight of each submodule 250 kg 250 kg 250 kg
Total weight of submodules 31.5 t 59 t 26 t
Transformer weight - - 38 t
Converter area 163 m2 296 m2 133 m2
Transformer area None None 72 m2
Other floor area 117 m2 117 m2 117 m2
Total floor area 280 m2 413 m2 322 m2
Total weight 31.5 t 59t 64 t
Compared with the conventional MMC-DDI, the optimized scheme required additional 72 m2 to
place the transformer, but the converter area is reduced from 296 m2 to 133 m2, namely a reduction of
163 m2. As a result, the overall footprint of MMC-DDI system is reduced by 91 m2, corresponding to
a ratio of 22%. It shows that the optimized scheme also has an advantage in the land occupation. On the
other hand, the optimized scheme requires a transformer with weight of 38 Ton, but its converter
weight is reduced by 35 Ton, thus the total weight was slightly increased by 5 Ton. It shows that
the optimized scheme have no advantage in weight. However, the DC de-icer built for high voltage
transmission lines up to 500 kV is generally installed in the substations, so this weight disadvantage is
still acceptable.
5.2. Simulation Results
To verify the above analysis and calculation on the converter characteristic, a corresponding
MMC-DDI system is built in Matlab/Simulink (MathWorks, Natick City, MA, USA), and the simulation
parameters are listed in Table A4.
For comparison, a dual-SVGs system (2 × 11.6 Mvar), which is similar to Figure 1 but has a zero
DC-side output current reference, is also simulated. Since this article focuses on the converter rating
characteristics, the number of submodules in each arm was set as n = 4 to speed up the simulation.
This is also sufficient to compare the converter characteristics of the two schemes. The circuit image of
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the MMC-DDI simulation model built in Matlab/Simulink is shown in Figure A2, and its control block
is shown in Figure A3. The simulation results of the dual-SVGs, the conventional MMC-DDI and the
optimized MMC-DDI are shown in Figures 5–7, respectively.
As Figure 5a–c shows, in the dual-SVGs system, both the arm current and voltage are
positive-negative symmetrical. The arm current equals half of the AC-side input current, while arm
voltage is slightly higher than AC-side phase voltage due to the voltage drop across arm reactance.
Their peaks are respectively 0.28 kA and 32.0 kV. With (15), the corresponding converter rating can be
calculated as 26.9 MVA, just slightly higher than its output reactive power.
As Figure 5d,f shows, in the dual-SVGs system, the center point voltages of two SVGs only have
tiny low-frequency component although they have obvious high frequency ripples. These ripples are
mainly caused by the separate phase control method adopted in this simulation.
As Figure 5e shows, in the dual-SVGs system, the submodule capacitor voltages are around their
set reference 8000 V and have tiny second harmonic fluctuations. The fluctuation amplitude is about
150 V, corresponding to 1% ripple factor.
Figure 5. Simulation results of dual-SVGs system. (a) arm voltage (fileted high frequency ripple),
(b) arm current, (c) arm voltage (unfiltered), (d) DC-side voltage (fileted high frequency ripple),
(e) capacitor voltage of the first submodule in upper three arms, (f) original DC-side voltage (unfiltered).
As Figures 6g and 7g show, the DC-side output voltage and current in the conventional MMC-DDI
and the optimized MMC-DDI are almost the same, and they rise gradually to their rated values during
the melting-ice startup process. Correspondingly, both the DC and AC components in arm current
rise slowly to the expected value. This indicates that the DC-side output voltage of MMC-DDI can
be freely regulated within a range not exceeding its rated value, so that it can adapt to the different
melting requirement of multiple transmission lines. As Figures 6d and 7d show, the DC-side output
voltages are all around their expected value in both the conventional MMC-DDI and optimized
MMC-DDI. The only difference is that the voltage ripple of the optimized MMC-DDI is smaller. Since
the ice-melting process is mainly based on the Joule heat of the line current, this difference has little
effect on the melting results.
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As Figure 6a–c shows, in the conventional MMC-DDI that has no transformer, there is a visible
DC component in the arm voltage and arm current. Especially in the arm current, the DC component
far exceeds AC component. The arm voltage peak is 31.5 kV, which is slightly higher than AC phase
voltage, while the arm current peak is 1.6 kA and far higher than the amplitude of its AC component.
With (15), the corresponding converter rating can be calculated as 151 MVA, about 6.5 times the
DC-side output power.
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Figure 6. Simulation results of the conventional MMC-DDI. (a) arm voltage (fileted high-frequency
ripple), (b) arm current, (c) arm voltage (unfiltered), (d) DC-side voltage (fileted high frequency ripple),
(e) submodule capacitor voltage, (f) DC-side voltage (unfiltered), (g) DC-side output voltage and
current during melting-ice startup process, (h) arm current during melting-ice startup process.
As Figure 7a–c shows, in the optimized MMC-DDI system that has a transformer, there is an
obvious DC component in the arm voltage and current. The arm voltage and current peaks are
respectively 7.0 kV and 3.2 kA, corresponding to a 67.2 MVA converter rating. Compared with the
original MMC-DDI without a transformer, the arm current peak increases by 100% while the arm
voltage peak reduces by 78%, thus the converter rating is only 44% of its original value.
The converter characteristics in such simulation results are consistent with the above analysis and
calculation. In addition, the values of the converter voltage and current are also consistent with the
theoretical results listed in Table 1. This proves the accuracy of the analysis and calculation on the
MMC converter rating present in the paper.
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Figure 7. Simulation results of the optimized MMC-DDI. (a) arm voltage (fileted high-frequency
ripple), (b) arm current, (c) arm voltage (unfiltered), (d) DC-side voltage (fileted high frequency ripple),
(e) submodule capacitor voltage, (f) DC-side voltage (unfiltered), (g) DC-side output voltage and
current during melting-ice startup process, (h) arm current during melting-ice startup process.
6. Discussion
Concerning the converter rating of MMC-DDI presented in this paper, the goal is to improve
the economics of MMC-DDI while maintaining the same output de-icing characteristics. It turns out
that, for a given DC ice-melting requirement, the converter rating of MMC-DDI varies greatly with
its AC-side input voltage. Then, it is proposed to insert a transformer on the AC side of the MMC
converter so that the converter rating as well as its cost can be significantly reduced, and then the
economics of MMC-DDI can be improved.
It seems that this proposed configuration scheme is contradictory to traditional understanding of
the MMC structure. Conventionally, in the common MMC system such as SVG, the AC side input
transformers are expected to be avoided as much as possible.
This difference can be explained due to the converter characteristic of MMC-DDI having significant
differences with that of the common MMC system:
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(1) In an SVG, both the arm voltage and current contain only an AC component. As a result, in
the case of a certain output power, the arm voltage is inversely proportional to arm current,
thus the converter rating remains basically constant under any AC-side voltage. In that case,
if a transformer was configured on the AC side of MMC converter, it has little influence on the
converter rating while increasing a transformer. Therefore, in the common SVG, it tries to avoid
a transformer.
(2) In the MMC-DDI, the arm voltage and arm current of converter contain both DC and AC
components. As a result of the crossover between the DC and AC components, the converter
rating of MMC-DDI varies greatly with its AC-side voltage. Due to such converter characteristics,
a transformer can affect the converter rating. In this case, although the introduction of transformer
will increase transformer cost, it can cause a cost increment or reduction of the converter. As long
as the reduction of the converter cost is sufficient to offset the transformer cost, the introduction of
the transformer is cost-effective. In addition, because the unit cost of MMC converter is generally
much higher than that of the transformer, the above condition is easy to satisfy under the typical
DC ice melting system parameters. Therefore, the optimized configuration scheme proposed in
this paper is cost-effective in many cases.
It should be noted that the MMC-DDI can have two operation modes: ice-melting mode and SVG
mode. This paper only considers the requirement of the ice melting mode, while not analyzing the
operating characteristics of the SVG mode. In the optimization design process, the requirements of
SVG mode have not been taken into account. This requirement can be further studied to get more
comprehensive optimization results.
7. Conclusions
An MMC-based DC de-icer has been recognized as a promising de-icing solution. Conventionally,
the MMC-DDI is recommended to be directly connected to the grid without a transformer.
In this paper, the converter rating of MMC-DDI was quantitatively analyzed. For a given DC
ice-melting requirement, the converter rating varies greatly with its AC-side input voltage, and its
minimum is 2.9 times the output ice-melting power. When the grid access point voltage is far more
than DC de-icing voltage, the conventional MMC-DDI structure requires a far higher converter rating
than its output de-icing power, thus the economy of MMC-DDI is very poor.
In order to improve the economy of MMC-DDI, this paper proposes an optimized MMC-DDI
configuration structure in which a common two-winding transformer should be inserted at the AC-side
of converter in some cases. Thus, the converter rating can be greatly reduced at the cost of an extra
transformer. Since the cost of transformer is much lower than the same rating MMC converter,
the introduction of transformer is cost-effective in many cases.Actually, for most 500 kV transmission
lines, the optimized MMC-DDI configuration is superior to the transformerless MMC-DDI.
A design example and simulation results are given in this paper. In the case of outputting the
same de-icing characteristics, the optimized converter rating is reduced from 151 MVA to 68 MVA,
and the saved cost on the converter is much higher than the cost of the transformer, thus the total cost
of MMC-DDI system is reduced by 48%. At the same time, the total floor space of MMC-DDI system is
also greatly reduced by 22%, while, in total, the weight has a small increase.
This analysis and case show that, although the transformer is not technically necessary in
an MMC-DDI, it can actually bring considerable benefits related to the total cost and space
of MMC-DDI.
This conclusion is conducive to the optimized configuration of modular multilevel DC de-icer,
and then to its engineering application for high voltage transmission lines.
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Appendix A
Table A1. The minimum de-icing current and maximum endure current for typical power lines [5].
Conductor Type
Min. De-Icing Current (A)
(−5 ◦C, 5 m/s, 10 mm, 1 h)
Max. Endure Current(A)
(5 ◦C, 0.5 m/s, No Icing)
LGJ-4 × 400/50 3475 4764
LGJ-2 × 500/45 1989 2698
LGJ-2 × 240/40 1218 1716
LGJ-1 × 240/40 609 858
LGJ-1 × 185/45 515 733
LGJ-1 × 150/35 441 633
LGJ-1 × 95/55 345 500
Table A2. Deal prices of several typical SVG projects in China from 2013 to 2018.
No. Project Location
Rated Voltage
(kV)
Rating (MVA)
Deal Price 1
($1000)
Unit Cost
(1000 $/MVA)
1 Kunming, Yunnan 35 10 154 15.4
2 Zhangjiakou, Hebei 35 12 175 14.6
3 Huimin, Shandong 35 15 215 14.4
4 Huangpi, Hubei 35 16 251 15.7
5 Tongyu, Gansu 35 20 269 13.5
6 Hua County, Henan 35 20 257 12.8
7 Chenzhou, Hunan 10 20 330 16.5
8 Qiaojia, Yunnan 35 30 385 12.8
9 Linwu, Ningxia 35 40 458 11.5
10 Dabancheng, Xinjiang 35 50 615 12.3
11 Yinan, Shandong 35 60 1023 17.1
12 Haixi, Xinjiang 35 60 1154 19.2
13 Hami, Xinjiang 35 80 1508 18.8
14 Huaping, Yunnan 35 100 2109 21.1
15 Xiangtan, Hunan 35 120 2615 21.8
1 The deal price covers a complete set of SVG equipment (including the converter chain, connection reactance,
startup circuit, cooling system, control system and other ancillary facilities) and its technical service.
Table A3. Deal prices of several 10 MVA-class rectifier transformers in China.
No. Project Location
Rated Voltage
(kV)
Rating (MVA)
Deal Price
($1000)
Unit Cost
(1000 $/MVA)
1 Baoding, Hebei 10/5 10 86 8.6
2 Changsha, Hunan 10/7 14 110 7.8
3 Changsha, Hunan 35/6 24 166 6.9
4 Xinyu, JiangXi 35/12 56 246 4.4
5 Chongqing 35/15 86 284 3.3
6 Zhuzhou, Gansu 35/17 100 323 3.2
7 Hengyang, Hunan 35/19 120 361 3.0
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Table A4. Simulation parameters of the two MMC-DDI and dual-SVG systems.
Parameter Symbol Dual-SVG
Conventional
MMC-DDI
Optimized
MMC-DDI
AC-side rated voltage US 35 kV 35 kV 5 kV
AC-side rated current IM (0.38 kA) 2 (0.38 kA) (2.68 kA)
AC-side rated power +23.2 Mvar (23.2 MW) (23.2 MW)
Arm inductance L 35 mH 35 mH 1 mH
Arm equivalent resistance R 0.1 Ω 0.1 Ω 0.02 Ω
DC-side output de-icing voltage Udc 0 (5.8 kV) (5.8 kV)
DC-side output de-icing current Idc 0 4.0 kA 4.0 kA
Resistance of de-icing line Rdc - 1.45 Ω 1.45 Ω
Inductance of de-icing line Lline - 32 mH 32 mH
Submodule number of each arm N 4 4 4
Submodule capacitance Ccap 4 mF 4 mF 10 mF
Submodule capacitor voltage Ucap 9.0 kV 8.0 kV 1.8 kV
Switching frequency 500 Hz 500 Hz 500 Hz
2 The parameters in parentheses indicate the calculated value, while the parameters in parentheses indicate the
values directly set in the simulation.
 
Figure A1. Floorplan of 100 Mvar SVG room in 500 kV Chuanshan substation.
Full-Bridge Submodule
Figure A2. The circuit image of MMC-DDI simulation model built in Matlab/Simulink.
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Figure A3. The control block of MMC-DDI simulation model built in Matlab/Simulink.
References
1. Joe, C.P.; Phillip, L. Present State-of-the-Art of Transmission Line Icing. IEEE Trans. Power Appar. Syst. 1982,
8, 2443–2450.
2. Farzaneh, M.; Savadjiev, K. Statistical analysis of field data for precipitation icing accretion on overhead
power lines. IEEE Trans. Power Deliv. 2005, 2, 1080–1087. [CrossRef]
3. Volat, C.; Farzaneh, M.; Leblond, A. De-icing/Anti-icing Techniques for Power Lines: Current Methods and
Future Direction. In Proceedings of the 11th International Workshop on Atmospheric Icing of Structures,
Montreal, QC, Canada, 13–16 June 2005.
4. Brostrom, E.; Ahlberg, J.; Soder, L. Modelling of Ice Storms and their Impact Applied to a Part of the Swedish
Transmission Network. In Proceedings of the 2007 IEEE Lausanne Power Tech 2007, Lausanne, Switzerland,
1–5 July 2007; pp. 1593–1598.
5. Wang, J.; Fu, C.; Chen, Y.; Rao, H.; Xu, S.; Yu, T.; Li, L. Research and application of DC de-icing technology in
China southern power grid. IEEE Trans. Power Deliv. 2012, 3, 1234–1242. [CrossRef]
6. Laforte, J.L.; Allaire, M.A.; Laflamme, J. State-of-the-art on power line de-icing. Atmos. Res. 1998, 46, 143–158.
[CrossRef]
7. Motlis, Y. Melting ice on overhead-line conductors by electrical current. In Proceedings of the CIGRE
SC22/WG12, Paris, France, 26–30 August 2002.
459
Electronics 2018, 7, 204
8. Farzaneh, M.; Jakl, F.; Arabani, M.P.; Eliasson, A.J.; Fikke, S.M.; Gallego, A.; Haldar, A.; Isozaki, M.; Lake, R.;
Leblond, L.; et al. Systems for Prediction and Monitoring of Ice Shedding, Anti-Icing and De-Icing for Power Line
Conductors And Ground Wires; CIGRE: Paris, France, 2010.
9. Davidson, C.C.; Horwill, C.; Granger, M.; Dery, A. A power-electronics-based transmission line de-icing
system. In Proceedings of the 8th IEE International Conference on AC and DC Power Transmission, London,
UK, 28–31 March 2006; pp. 135–139.
10. Dery, A.; Granger, M.; Davidson, C.C.; Horwill, C.; Dery, A.; Granger, M.; Davidson, C.C.; Horwill, C.
An Application of HVDC to the de-icing of Transmission Lines. In Proceedings of the 2005/2006 IEEE PES
Transmission and Distribution Conference and Exhibition, Dallas, TX, USA, 21–24 May 2006; pp. 529–534.
11. Fu, C.; Rao, H.; Li, X.; Chao, J.; Tian, J.; Chen, S.; Zhao, L.; Xu, S.; Ma, X. Development and application of DC
deicer. Autom. Electr. Power Syst. 2009, 63, 118–119.
12. Rao, H.; Li, L.; Li, X.; Fu, C. Study of DC based De-icing Technology in China Southern Power Grid.
South. Power Syst. Technol. 2008, 2, 7–12.
13. Davidson, C.C.; Horwill, C.; Granger, M.; Dery, A. Thaw point. Power Eng. 2007, 21, 26–31. [CrossRef]
14. Jing, H.; Nian, X.; Fan, R.; Liu, D.; Deng, M. Control and switchover strategy of full-controlled ice-melting
DC power for ice-covered power lines. Autom. Electr. Power Syst. 2012, 36, 86–91.
15. Zhao, G.S.; Li, X.-Y.; Fu, C.; Li, X.-L.; Wang, Y.H.; Xia, W. Overview of de-icing technology for transmission
lines. Power Syst. Prot. Control 2011, 39, 148–154.
16. Bhattacharya, S.; Xi, Z.; Fardenesh, B.; Uzunovic, E. Control reconfiguration of VSC based STATCOM for
de-icer application. In Proceedings of the 2008 IEEE Power and Energy Society General Meeting, Pittsburgh,
PA, USA, 20–24 July 2008; pp. 1–7.
17. Hagiwara, M.; Akagi, H. Control and Experiment of Pulsewidth-Modulated Modular Multilevel Converters.
IEEE Trans. Power Electron. 2009, 24, 1737–1746. [CrossRef]
18. Rohner, S.; Bernet, S.; Hiller, M.; Sommer, R. Modulation, Losses, and Semiconductor Requirements of
Modular Multilevel Converters. IEEE Trans. Ind. Electron. 2010, 57, 2633–2642. [CrossRef]
19. Lesnicar, A.; Marquardt, R. An innovative modular multilevel converter topology suitable for a wide
power range. In Proceedings of the 2003 IEEE Bologna Power Tech Conference Proceedings, Bologna, Italy,
23–26 June 2003.
20. Martinez-Rodrigo, F.; Ramirez, D.; Rey-Boue, A.B.; de Pablo, S.; Lucas, L.C.H. Modular Multilevel Converters:
Control and Applications. Energies 2017, 11, 1709. [CrossRef]
21. Mehrasa, M.; Pouresmaeil, E.; Zabihi, S.; Mehrasa, M.; Pouresmaeil, E.; Zabihi, S.; Caballero, J.C.T.;
Catalão, J.P.S. A Novel Modulation Function-Based Control of Modular Multilevel Converters for High
Voltage Direct Current Transmission Systems. Energies 2016, 9, 867. [CrossRef]
22. Perez, M.A.; Bernet, S.; Rodriguez, J.; Kouro, S.; Lizana, R. Circuit topologies, modeling, control schemes,
and applications of modular mul-tilevel converters. IEEE Trans. Power Electron. 2015, 1, 4–14. [CrossRef]
23. Flourentzou, N.; Agelidis, V.G.; Demetriades, G.D. VSC-Based HVDC Power Transmission Systems:
An Overview. IEEE Trans. Power Electron. 2009, 24, 592–602. [CrossRef]
24. Mohammadi, H.P.; Bina, M.T. A Transformerless Medium-Voltage STATCOM Topology Based on Extended
Modular Multilevel Converters. IEEE Trans. Power Electron. 2011, 26, 1534–1545.
25. Mei, H.; Liu, J. A Novel DC Ice-melting Equipment Based on Modular Multilevel Cascade Converter.
Autom. Power Syst. 2013, 37, 96–102.
26. Thitichaiworakorn, N.; Hagiwara, M.; Akagi, H. Experimental verification of a modular multilevel cascade
inverter based on double-star bridge cells. IEEE Trans. Ind. Appl. 2014, 50, 509–519. [CrossRef]
27. Li, B.; Shi, S.; Xu, D.; Wang, W. Control and Analysis of the Modular Multilevel DC De-Icer with STATCOM
Functionality. IEEE Trans. Ind. Electron. 2016, 9, 5465–5476. [CrossRef]
28. Ning, Y.; Zheng, J.; Chen, Z. Application of star-connected cascaded STATCOM in DC ice-melting system.
Autom. Electr. Power Syst. 2015, 27, 1920–1922.
29. Guo, Y.; Xu, J.; Guo, C.; Zhao, C.; Fu, C.; Zhou, Y.; Xu, S. Control of full-bridge modular multilevel converter
for dc ice-melting application. In Proceedings of the 11th IET International Conference on AC and DC Power
Transmission, Birmingham, UK, 10–12 February 2015; pp. 1–8.
460
Electronics 2018, 7, 204
30. IEEE Standard for Calculating the Current-Temperature Relationship of Bare Overhead Conductors; IEEE Std 738-2012;
IEEE Standards Association: Piscataway, NJ, USA, 2013; pp. 1–72.
31. CIGRE. Thermal Behavior of Overhead Conductors. Electra 1992, 144, 107–125.
© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access
article distributed under the terms and conditions of the Creative Commons Attribution
(CC BY) license (http://creativecommons.org/licenses/by/4.0/).
461

MDPI
St. Alban-Anlage 66
4052 Basel
Switzerland
Tel. +41 61 683 77 34
Fax +41 61 302 89 18
www.mdpi.com
Electronics Editorial Office
E-mail: electronics@mdpi.com
www.mdpi.com/journal/electronics
MDPI  
St. Alban-Anlage 66 
4052 Basel 
Switzerland
Tel: +41 61 683 77 34 
Fax: +41 61 302 89 18
www.mdpi.com ISBN 978-3-03897-975-3
